541 lines
29 KiB
C
541 lines
29 KiB
C
/** @file
|
|
* ARMv8 Generic Interrupt Controller Architecture v3 (GICv3) definitions.
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2023-2024 Oracle and/or its affiliates.
|
|
*
|
|
* This file is part of VirtualBox base platform packages, as
|
|
* available from https://www.virtualbox.org.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation, in version 3 of the
|
|
* License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see <https://www.gnu.org/licenses>.
|
|
*
|
|
* The contents of this file may alternatively be used under the terms
|
|
* of the Common Development and Distribution License Version 1.0
|
|
* (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
|
|
* in the VirtualBox distribution, in which case the provisions of the
|
|
* CDDL are applicable instead of those of the GPL.
|
|
*
|
|
* You may elect to license modified versions of this file under the
|
|
* terms and conditions of either the GPL or the CDDL or both.
|
|
*
|
|
* SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
|
|
*/
|
|
|
|
#ifndef VBOX_INCLUDED_gic_h
|
|
#define VBOX_INCLUDED_gic_h
|
|
#ifndef RT_WITHOUT_PRAGMA_ONCE
|
|
# pragma once
|
|
#endif
|
|
|
|
#include <iprt/types.h>
|
|
#include <iprt/armv8.h>
|
|
|
|
/** @name INTIDs - Interrupt identifier ranges.
|
|
* @{ */
|
|
/** Start of the SGI (Software Generated Interrupts) range. */
|
|
#define GIC_INTID_RANGE_SGI_START 0
|
|
/** Last valid SGI (Software Generated Interrupts) identifier. */
|
|
#define GIC_INTID_RANGE_SGI_LAST 15
|
|
|
|
/** Start of the PPI (Private Peripheral Interrupts) range. */
|
|
#define GIC_INTID_RANGE_PPI_START 16
|
|
/** Last valid PPI (Private Peripheral Interrupts) identifier. */
|
|
#define GIC_INTID_RANGE_PPI_LAST 31
|
|
|
|
/** Start of the SPI (Shared Peripheral Interrupts) range. */
|
|
#define GIC_INTID_RANGE_SPI_START 32
|
|
/** Last valid SPI (Shared Peripheral Interrupts) identifier. */
|
|
#define GIC_INTID_RANGE_SPI_LAST 1019
|
|
|
|
/** Start of the special interrupt range. */
|
|
#define GIC_INTID_RANGE_SPECIAL_START 1020
|
|
/** Last valid special interrupt identifier. */
|
|
#define GIC_INTID_RANGE_SPECIAL_LAST 1023
|
|
/** Value for an interrupt acknowledge if no pending interrupt with sufficient
|
|
* priority, security state or interrupt group. */
|
|
# define GIC_INTID_RANGE_SPECIAL_NO_INTERRUPT 1023
|
|
|
|
/** Start of the extended PPI (Private Peripheral Interrupts) range. */
|
|
#define GIC_INTID_RANGE_EPPI_START 1056
|
|
/** Last valid extended PPI (Private Peripheral Interrupts) identifier. */
|
|
#define GIC_INTID_RANGE_EPPI_LAST 1119
|
|
|
|
/** Start of the extended SPI (Shared Peripheral Interrupts) range. */
|
|
#define GIC_INTID_RANGE_ESPI_START 4096
|
|
/** Last valid extended SPI (Shared Peripheral Interrupts) identifier. */
|
|
#define GIC_INTID_RANGE_ESPI_LAST 5119
|
|
|
|
/** Start of the LPI (Locality-specific Peripheral Interrupts) range. */
|
|
#define GIC_INTID_RANGE_LPI_START 8192
|
|
/** @} */
|
|
|
|
|
|
/** @name GICD - GIC Distributor registers.
|
|
* @{ */
|
|
/** Size of the distributor register frame. */
|
|
#define GIC_DIST_REG_FRAME_SIZE _64K
|
|
|
|
/** Distributor Control Register - RW. */
|
|
#define GIC_DIST_REG_CTLR_OFF 0x0000
|
|
/** Bit 0 - Enable Group 0 interrupts. */
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP0 RT_BIT_32(0)
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP0_BIT 0
|
|
/** Bit 1 - Enable Non-secure Group 1 interrupts. */
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP1_NS RT_BIT_32(1)
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP1_NS_BIT 1
|
|
/** Bit 2 - Enable Secure Group 1 interrupts. */
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP1_S RT_BIT_32(2)
|
|
# define GIC_DIST_REG_CTRL_ENABLE_GRP1_S_BIT 2
|
|
/** Bit 4 - Affinity Routing Enable, Secure state. */
|
|
# define GIC_DIST_REG_CTRL_ARE_S RT_BIT_32(4)
|
|
# define GIC_DIST_REG_CTRL_ARE_S_BIT 4
|
|
/** Bit 5 - Affinity Routing Enable, Non-secure state. */
|
|
# define GIC_DIST_REG_CTRL_ARE_NS RT_BIT_32(5)
|
|
# define GIC_DIST_REG_CTRL_ARE_NS_BIT 5
|
|
/** Bit 6 - Disable Security. */
|
|
# define GIC_DIST_REG_CTRL_DS RT_BIT_32(6)
|
|
# define GIC_DIST_REG_CTRL_DS_BIT 6
|
|
/** Bit 7 - Enable 1 of N Wakeup Functionality. */
|
|
# define GIC_DIST_REG_CTRL_E1NWF RT_BIT_32(7)
|
|
# define GIC_DIST_REG_CTRL_E1NWF_BIT 7
|
|
/** Bit 31 - Register Write Pending. */
|
|
# define GIC_DIST_REG_CTRL_RWP RT_BIT_32(31)
|
|
# define GIC_DIST_REG_CTRL_RWP_BIT 31
|
|
|
|
/** Interrupt Controller Type Register - RO. */
|
|
#define GIC_DIST_REG_TYPER_OFF 0x0004
|
|
/** Bit 0 - 4 - Maximum number of SPIs supported. */
|
|
# define GIC_DIST_REG_TYPER_NUM_ITLINES ( RT_BIT_32(0) | RT_BIT_32(1) | RT_BIT(2) \
|
|
| RT_BIT_32(3) | RT_BIT_32(4))
|
|
# define GIC_DIST_REG_TYPER_NUM_ITLINES_SET(a_NumSpis) ((a_NumSpis) & GIC_DIST_REG_TYPER_NUM_ITLINES)
|
|
/** Bit 5 - 7 - Reports number of PEs that can be used when affinity routing is not enabled, minus 1. */
|
|
# define GIC_DIST_REG_TYPER_NUM_PES (RT_BIT_32(5) | RT_BIT_32(6) | RT_BIT(7))
|
|
# define GIC_DIST_REG_TYPER_NUM_PES_SET(a_Pes) (((a_Pes) << 5) & GIC_DIST_REG_TYPER_NUM_PES)
|
|
/** Bit 8 - Extended SPI range implemented. */
|
|
# define GIC_DIST_REG_TYPER_ESPI RT_BIT_32(8)
|
|
# define GIC_DIST_REG_TYPER_ESPI_BIT 8
|
|
/** Bit 9 - Non-maskable interrupt priority supported. */
|
|
# define GIC_DIST_REG_TYPER_NMI RT_BIT_32(9)
|
|
# define GIC_DIST_REG_TYPER_NMI_BIT 9
|
|
/** Bit 10 - Indicates whether the implementation supports two security states. */
|
|
# define GIC_DIST_REG_TYPER_SECURITY_EXTN RT_BIT_32(10)
|
|
# define GIC_DIST_REG_TYPER_SECURITY_EXTN_BIT 10
|
|
/** Bit 11 - 15 - The number of supported LPIs. */
|
|
# define GIC_DIST_REG_TYPER_NUM_LPIS ( RT_BIT_32(11) | RT_BIT_32(12) | RT_BIT(13) \
|
|
| RT_BIT_32(14) | RT_BIT_32(15))
|
|
# define GIC_DIST_REG_TYPER_NUM_LPIS_SET(a_Lpis) (((a_Lpis) << 11) & GIC_DIST_REG_TYPER_NUM_LPIS)
|
|
/** Bit 16 - Indicates whether the implementation supports message based interrupts by writing to Distributor registers. */
|
|
# define GIC_DIST_REG_TYPER_MBIS RT_BIT_32(16)
|
|
# define GIC_DIST_REG_TYPER_MBIS_BIT 16
|
|
/** Bit 17 - Indicates whether the implementation supports LPIs. */
|
|
# define GIC_DIST_REG_TYPER_LPIS RT_BIT_32(17)
|
|
# define GIC_DIST_REG_TYPER_LPIS_BIT 17
|
|
/** Bit 18 - Indicates whether the implementation supports Direct Virtual LPI injection (FEAT_GICv4). */
|
|
# define GIC_DIST_REG_TYPER_DVIS RT_BIT_32(18)
|
|
# define GIC_DIST_REG_TYPER_DVIS_BIT 18
|
|
/** Bit 19 - 23 - The number of interrupt identifer bits supported, minus one. */
|
|
# define GIC_DIST_REG_TYPER_IDBITS ( RT_BIT_32(19) | RT_BIT_32(20) | RT_BIT(21) \
|
|
| RT_BIT_32(22) | RT_BIT_32(23))
|
|
# define GIC_DIST_REG_TYPER_IDBITS_SET(a_Bits) (((a_Bits) << 19) & GIC_DIST_REG_TYPER_IDBITS)
|
|
/** Bit 24 - Affinity 3 valid. Indicates whether the Distributor supports nonzero values of Affinity level 3. */
|
|
# define GIC_DIST_REG_TYPER_A3V RT_BIT_32(24)
|
|
# define GIC_DIST_REG_TYPER_A3V_BIT 24
|
|
/** Bit 25 - Indicates whether 1 of N SPI interrupts are supported. */
|
|
# define GIC_DIST_REG_TYPER_NO1N RT_BIT_32(25)
|
|
# define GIC_DIST_REG_TYPER_NO1N_BIT 25
|
|
/** Bit 26 - Range Selector Support. */
|
|
# define GIC_DIST_REG_TYPER_RSS RT_BIT_32(26)
|
|
# define GIC_DIST_REG_TYPER_RSS_BIT 26
|
|
/** Bit 27 - 31 - Indicates maximum INTID in the Extended SPI range. */
|
|
# define GIC_DIST_REG_TYPER_ESPI_RANGE ( RT_BIT_32(27) | RT_BIT_32(28) | RT_BIT(29) \
|
|
| RT_BIT_32(30) | RT_BIT_32(31))
|
|
# define GIC_DIST_REG_TYPER_ESPI_RANGE_SET(a_Range) (((a_Range) << 27) & GIC_DIST_REG_TYPER_ESPI_RANGE)
|
|
|
|
/** Distributor Implementer Identification Register - RO. */
|
|
#define GIC_DIST_REG_IIDR_OFF 0x0008
|
|
/** Interrupt Controller Type Register 2 - RO. */
|
|
#define GIC_DIST_REG_TYPER2_OFF 0x000c
|
|
/** Error Reporting Status Register (optional) - RW. */
|
|
#define GIC_DIST_REG_STATUSR_OFF 0x0010
|
|
/** Set SPI Register - WO. */
|
|
#define GIC_DIST_REG_SETSPI_NSR_OFF 0x0040
|
|
/** Clear SPI Register - WO. */
|
|
#define GIC_DIST_REG_CLRSPI_NSR_OFF 0x0048
|
|
/** Set SPI, Secure Register - WO. */
|
|
#define GIC_DIST_REG_SETSPI_SR_OFF 0x0050
|
|
/** Clear SPI, Secure Register - WO. */
|
|
#define GIC_DIST_REG_CLRSPI_SR_OFF 0x0058
|
|
|
|
/** Interrupt Group Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_IGROUPRn_OFF_START 0x0080
|
|
/** Interrupt Group Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_IGROUPRn_OFF_LAST 0x00fc
|
|
|
|
/** Interrupt Set Enable Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ISENABLERn_OFF_START 0x0100
|
|
/** Interrupt Set Enable Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ISENABLERn_OFF_LAST 0x017c
|
|
/** Interrupt Clear Enable Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ICENABLERn_OFF_START 0x0180
|
|
/** Interrupt Clear Enable Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ICENABLERn_OFF_LAST 0x01fc
|
|
|
|
/** Interrupt Set Pending Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ISPENDRn_OFF_START 0x0200
|
|
/** Interrupt Set Pending Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ISPENDRn_OFF_LAST 0x027c
|
|
/** Interrupt Clear Pending Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ICPENDRn_OFF_START 0x0280
|
|
/** Interrupt Clear Pending Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ICPENDRn_OFF_LAST 0x02fc
|
|
|
|
/** Interrupt Set Active Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ISACTIVERn_OFF_START 0x0300
|
|
/** Interrupt Set Active Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ISACTIVERn_OFF_LAST 0x037c
|
|
/** Interrupt Clear Active Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ICACTIVERn_OFF_START 0x0380
|
|
/** Interrupt Clear Active Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ICACTIVERn_OFF_LAST 0x03fc
|
|
|
|
/** Interrupt Priority Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_IPRIORITYn_OFF_START 0x0400
|
|
/** Interrupt Priority Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_IPRIORITYn_OFF_LAST 0x07f8
|
|
|
|
/** Interrupt Processor Targets Registers, start offset - RO/RW. */
|
|
#define GIC_DIST_REG_ITARGETSRn_OFF_START 0x0800
|
|
/** Interrupt Processor Targets Registers, last offset - RO/RW. */
|
|
#define GIC_DIST_REG_ITARGETSRn_OFF_LAST 0x0bf8
|
|
|
|
/** Interrupt Configuration Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_ICFGRn_OFF_START 0x0c00
|
|
/** Interrupt Configuration Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_ICFGRn_OFF_LAST 0x0cfc
|
|
|
|
/** Interrupt Group Modifier Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_IGRPMODRn_OFF_START 0x0d00
|
|
/** Interrupt Group Modifier Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_IGRPMODRn_OFF_LAST 0x0d7c
|
|
|
|
/** Non-secure Access Control Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_NSACRn_OFF_START 0x0e00
|
|
/** Non-secure Access Control Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_NSACRn_OFF_LAST 0x0efc
|
|
|
|
/** Software Generated Interrupt Register - RW. */
|
|
#define GIC_DIST_REG_SGIR_OFF 0x0f00
|
|
|
|
/** SGI Clear Pending Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_CPENDSGIRn_OFF_START 0x0f10
|
|
/** SGI Clear Pending Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_CPENDSGIRn_OFF_LAST 0x0f1c
|
|
/** SGI Set Pending Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_SPENDSGIRn_OFF_START 0x0f20
|
|
/** SGI Set Pending Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_SPENDSGIRn_OFF_LAST 0x0f2c
|
|
|
|
/** Non-maskable Interrupt Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_INMIn_OFF_START 0x0f80
|
|
/** Non-maskable Interrupt Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_INMIn_OFF_LAST 0x0ffc
|
|
|
|
|
|
/** Interrupt Group Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_IGROUPRnE_OFF_START 0x1000
|
|
/** Interrupt Group Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_IGROUPRnE_OFF_LAST 0x107c
|
|
|
|
/** Interrupt Set Enable Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ISENABLERnE_OFF_START 0x1200
|
|
/** Interrupt Set Enable Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ISENABLERnE_OFF_LAST 0x127c
|
|
/** Interrupt Clear Enable Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ICENABLERnE_OFF_START 0x1400
|
|
/** Interrupt Clear Enable Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ICENABLERnE_OFF_LAST 0x147c
|
|
|
|
/** Interrupt Set Pending Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ISPENDRnE_OFF_START 0x1600
|
|
/** Interrupt Set Pending Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ISPENDRnE_OFF_LAST 0x167c
|
|
/** Interrupt Clear Pending Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ICPENDRnE_OFF_START 0x1800
|
|
/** Interrupt Clear Pending Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ICPENDRnE_OFF_LAST 0x187c
|
|
|
|
/** Interrupt Set Active Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ISACTIVERnE_OFF_START 0x1a00
|
|
/** Interrupt Set Active Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ISACTIVERnE_OFF_LAST 0x1a7c
|
|
/** Interrupt Clear Active Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ICACTIVERnE_OFF_START 0x1c00
|
|
/** Interrupt Clear Active Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ICACTIVERnE_OFF_LAST 0x1c7c
|
|
|
|
/** Interrupt Priority Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_IPRIORITYnE_OFF_START 0x2000
|
|
/** Interrupt Priority Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_IPRIORITYnE_OFF_LAST 0x23fc
|
|
|
|
/** Interrupt Configuration Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_ICFGRnE_OFF_START 0x3000
|
|
/** Interrupt Configuration Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_ICFGRnE_OFF_LAST 0x30fc
|
|
|
|
/** Interrupt Group Modifier Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_IGRPMODRnE_OFF_START 0x3400
|
|
/** Interrupt Group Modifier Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_IGRPMODRnE_OFF_LAST 0x347c
|
|
|
|
/** Non-secure Access Control Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_NSACRnE_OFF_START 0x3600
|
|
/** Non-secure Access Control Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_NSACRnE_OFF_LAST 0x367c
|
|
|
|
/** Non-maskable Interrupt Registers for extended SPIs, start offset - RW. */
|
|
#define GIC_DIST_REG_INMInE_OFF_START 0x3b00
|
|
/** Non-maskable Interrupt Registers for extended SPIs, last offset - RW. */
|
|
#define GIC_DIST_REG_INMInE_OFF_LAST 0x3b7c
|
|
|
|
/** Interrupt Routing Registers, start offset - RW. */
|
|
#define GIC_DIST_REG_IROUTERn_OFF_START 0x6100
|
|
/** Interrupt Routing Registers, last offset - RW. */
|
|
#define GIC_DIST_REG_IROUTERn_OFF_LAST 0x7fd8
|
|
/** Interrupt Routing Registers for extended SPI range, start offset - RW. */
|
|
#define GIC_DIST_REG_IROUTERnE_OFF_START 0x8000
|
|
/** Interrupt Routing Registers for extended SPI range, last offset - RW. */
|
|
#define GIC_DIST_REG_IROUTERnE_OFF_LAST 0x9ffc
|
|
|
|
/** Distributor Peripheral ID2 Register - RO. */
|
|
#define GIC_DIST_REG_PIDR2_OFF 0xffe8
|
|
/** Bit 4 - 7 - GIC architecture revision */
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV ( RT_BIT_32(4) | RT_BIT_32(5) | RT_BIT_32(6) \
|
|
| RT_BIT_32(7))
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV_SET(a_ArchRev) (((a_ArchRev) << 4) & GIC_DIST_REG_PIDR2_ARCH_REV)
|
|
/** GICv1 architecture revision. */
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV_GICV1 0x1
|
|
/** GICv2 architecture revision. */
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV_GICV2 0x2
|
|
/** GICv3 architecture revision. */
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV_GICV3 0x3
|
|
/** GICv4 architecture revision. */
|
|
# define GIC_DIST_REG_PIDR2_ARCH_REV_GICV4 0x4
|
|
/** @} */
|
|
|
|
|
|
/** @name GICD - GIC Redistributor registers.
|
|
* @{ */
|
|
/** Size of the redistributor register frame. */
|
|
#define GIC_REDIST_REG_FRAME_SIZE _64K
|
|
/** Redistributor Control Register - RW. */
|
|
#define GIC_REDIST_REG_CTLR_OFF 0x0000
|
|
/** Implementer Identification Register - RO. */
|
|
#define GIC_REDIST_REG_IIDR_OFF 0x0004
|
|
|
|
/** Redistributor Type Register - RO. */
|
|
#define GIC_REDIST_REG_TYPER_OFF 0x0008
|
|
/** Bit 0 - Indicates whether the GIC implementation supports physical LPIs. */
|
|
# define GIC_REDIST_REG_TYPER_PLPIS RT_BIT_32(0)
|
|
# define GIC_REDIST_REG_TYPER_PLPIS_BIT 0
|
|
/** Bit 1 - Indicates whether the GIC implementation supports virtual LPIs and the direct injection of those. */
|
|
# define GIC_REDIST_REG_TYPER_VLPIS RT_BIT_32(1)
|
|
# define GIC_REDIST_REG_TYPER_VLPIS_BIT 1
|
|
/** Bit 2 - Controls the functionality of GICR_VPENDBASER.Dirty. */
|
|
# define GIC_REDIST_REG_TYPER_DIRTY RT_BIT_32(2)
|
|
# define GIC_REDIST_REG_TYPER_DIRTY_BIT 2
|
|
/** Bit 3 - Indicates whether the redistributor supports direct injection of LPIs. */
|
|
# define GIC_REDIST_REG_TYPER_DIRECT_LPI RT_BIT_32(3)
|
|
# define GIC_REDIST_REG_TYPER_DIRECT_LPI_BIT 3
|
|
/** Bit 4 - Indicates whether this redistributor is the highest numbered Redistributor in a series. */
|
|
# define GIC_REDIST_REG_TYPER_LAST RT_BIT_32(4)
|
|
# define GIC_REDIST_REG_TYPER_LAST_BIT 4
|
|
/** Bit 5 - Sets support for GICR_CTLR.DPG* bits. */
|
|
# define GIC_REDIST_REG_TYPER_DPGS RT_BIT_32(5)
|
|
# define GIC_REDIST_REG_TYPER_DPGS_BIT 5
|
|
/** Bit 6 - Indicates whether MPAM is supported. */
|
|
# define GIC_REDIST_REG_TYPER_MPAM RT_BIT_32(6)
|
|
# define GIC_REDIST_REG_TYPER_MPAM_BIT 6
|
|
/** Bit 7 - Indicates how the resident vPE is specified. */
|
|
# define GIC_REDIST_REG_TYPER_RVPEID RT_BIT_32(7)
|
|
# define GIC_REDIST_REG_TYPER_RVPEID_BIT 7
|
|
/** Bit 8 - 23 - A unique identifier for the PE. */
|
|
# define GIC_REDIST_REG_TYPER_CPU_NUMBER UINT32_C(0x00ffff00)
|
|
# define GIC_REDIST_REG_TYPER_CPU_NUMBER_SET(a_CpuNum) (((a_CpuNum) << 8) & GIC_REDIST_REG_TYPER_CPU_NUMBER)
|
|
/** Bit 24 - 25 - The affinity level at Redistributorsshare an LPI Configuration table. */
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF (RT_BIT_32(24) | RT_BIT_32(25))
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF_SET(a_LpiAff) (((a_LpiAff) << 24) & GIC_REDIST_REG_TYPER_CMN_LPI_AFF)
|
|
/** All Redistributors must share an LPI Configuration table. */
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF_ALL 0
|
|
/** All Redistributors with the same affinity 3 value must share an LPI Configuration table. */
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF_3 1
|
|
/** All Redistributors with the same affinity 3.2 value must share an LPI Configuration table. */
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF_3_2 2
|
|
/** All Redistributors with the same affinity 3.2.1 value must share an LPI Configuration table. */
|
|
# define GIC_REDIST_REG_TYPER_CMN_LPI_AFF_3_2_1 3
|
|
/** Bit 26 - Indicates whether vSGIs are supported. */
|
|
# define GIC_REDIST_REG_TYPER_VSGI RT_BIT_32(26)
|
|
# define GIC_REDIST_REG_TYPER_VSGI_BIT 26
|
|
/** Bit 27 - 31 - Indicates the maximum PPI INTID that a GIC implementation can support. */
|
|
# define GIC_REDIST_REG_TYPER_PPI_NUM ( RT_BIT_32(27) | RT_BIT_32(28) | RT_BIT_32(29) \
|
|
| RT_BIT_32(30) | RT_BIT_32(31))
|
|
# define GIC_REDIST_REG_TYPER_PPI_NUM_SET(a_PpiNum) (((a_PpiNum) << 27) & GIC_REDIST_REG_TYPER_PPI_NUM)
|
|
/** Maximum PPI INTID is 31. */
|
|
# define GIC_REDIST_REG_TYPER_PPI_NUM_MAX_31 0
|
|
/** Maximum PPI INTID is 1087. */
|
|
# define GIC_REDIST_REG_TYPER_PPI_NUM_MAX_1087 1
|
|
/** Maximum PPI INTID is 1119. */
|
|
# define GIC_REDIST_REG_TYPER_PPI_NUM_MAX_1119 2
|
|
|
|
/** Redistributor Type Register (the affinity value of the 64-bit register) - RO. */
|
|
#define GIC_REDIST_REG_TYPER_AFFINITY_OFF 0x000c
|
|
/** Bit 0 - 31 - The identity of the PE associated with this Redistributor. */
|
|
# define GIC_REDIST_REG_TYPER_AFFINITY_VALUE UINT32_C(0xffffffff)
|
|
# define GIC_REDIST_REG_TYPER_AFFINITY_VALUE_SET(a_Aff) ((a_Aff) & GIC_REDIST_REG_TYPER_AFFINITY_VALUE)
|
|
|
|
|
|
/** Redistributor Error Reporting Status Register (optional) - RW. */
|
|
#define GIC_REDIST_REG_STATUSR_OFF 0x0010
|
|
/** Redistributor Wake Register - RW. */
|
|
#define GIC_REDIST_REG_WAKER_OFF 0x0014
|
|
/** Redistributor Report maximum PARTID and PMG Register - RO. */
|
|
#define GIC_REDIST_REG_MPAMIDR_OFF 0x0018
|
|
/** Redistributor Set PARTID and PMG Register - RW. */
|
|
#define GIC_REDIST_REG_PARTIDR_OFF 0x001c
|
|
/** Redistributor Set LPI Pending Register - WO. */
|
|
#define GIC_REDIST_REG_SETLPIR_OFF 0x0040
|
|
/** Redistributor Clear LPI Pending Register - WO. */
|
|
#define GIC_REDIST_REG_CLRLPIR_OFF 0x0048
|
|
/** Redistributor Properties Base Address Register - RW. */
|
|
#define GIC_REDIST_REG_PROPBASER_OFF 0x0070
|
|
/** Redistributor LPI Pending Table Base Address Register - RW. */
|
|
#define GIC_REDIST_REG_PENDBASER_OFF 0x0078
|
|
/** Redistributor Invalidate LPI Register - WO. */
|
|
#define GIC_REDIST_REG_INVLPIR_OFF 0x00a0
|
|
/** Redistributor Invalidate All Register - WO. */
|
|
#define GIC_REDIST_REG_INVALLR_OFF 0x00b0
|
|
/** Redistributor Synchronize Register - RO. */
|
|
#define GIC_REDIST_REG_SYNCR_OFF 0x00c0
|
|
|
|
/** Redistributor Peripheral ID2 Register - RO. */
|
|
#define GIC_REDIST_REG_PIDR2_OFF 0xffe8
|
|
/** Bit 4 - 7 - GIC architecture revision */
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV ( RT_BIT_32(4) | RT_BIT_32(5) | RT_BIT_32(6) \
|
|
| RT_BIT_32(7))
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV_SET(a_ArchRev) (((a_ArchRev) << 4) & GIC_DIST_REG_PIDR2_ARCH_REV)
|
|
/** GICv1 architecture revision. */
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV_GICV1 0x1
|
|
/** GICv2 architecture revision. */
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV_GICV2 0x2
|
|
/** GICv3 architecture revision. */
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV_GICV3 0x3
|
|
/** GICv4 architecture revision. */
|
|
# define GIC_REDIST_REG_PIDR2_ARCH_REV_GICV4 0x4
|
|
/** @} */
|
|
|
|
|
|
/** @name GICD - GIC SGI and PPI Redistributor registers (Adjacent to the GIC Redistributor register space).
|
|
* @{ */
|
|
/** Size of the SGI and PPI redistributor register frame. */
|
|
#define GIC_REDIST_SGI_PPI_REG_FRAME_SIZE _64K
|
|
|
|
/** Interrupt Group Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGROUPR0_OFF 0x0080
|
|
/** Interrupt Group Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGROUPR1E_OFF 0x0084
|
|
/** Interrupt Group Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGROUPR2E_OFF 0x0084
|
|
|
|
/** Interrupt Set Enable Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISENABLER0_OFF 0x0100
|
|
/** Interrupt Set Enable Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISENABLER1E_OFF 0x0104
|
|
/** Interrupt Set Enable Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISENABLER2E_OFF 0x0108
|
|
|
|
/** Interrupt Clear Enable Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICENABLER0_OFF 0x0180
|
|
/** Interrupt Clear Enable Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICENABLER1E_OFF 0x0184
|
|
/** Interrupt Clear Enable Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICENABLER2E_OFF 0x0188
|
|
|
|
/** Interrupt Set Pend Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISPENDR0_OFF 0x0200
|
|
/** Interrupt Set Pend Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISPENDR1E_OFF 0x0204
|
|
/** Interrupt Set Pend Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISPENDR2E_OFF 0x0208
|
|
|
|
/** Interrupt Clear Pend Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICPENDR0_OFF 0x0280
|
|
/** Interrupt Clear Pend Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICPENDR1E_OFF 0x0284
|
|
/** Interrupt Clear Pend Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICPENDR2E_OFF 0x0288
|
|
|
|
/** Interrupt Set Active Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISACTIVER0_OFF 0x0300
|
|
/** Interrupt Set Active Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISACTIVER1E_OFF 0x0304
|
|
/** Interrupt Set Active Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ISACTIVER2E_OFF 0x0308
|
|
|
|
/** Interrupt Clear Active Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICACTIVER0_OFF 0x0380
|
|
/** Interrupt Clear Active Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICACTIVER1E_OFF 0x0384
|
|
/** Interrupt Clear Active Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICACTIVER2E_OFF 0x0388
|
|
|
|
/** Interrupt Priority Registers, start offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IPRIORITYn_OFF_START 0x0400
|
|
/** Interrupt Priority Registers, last offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IPRIORITYn_OFF_LAST 0x041c
|
|
/** Interrupt Priority Registers for extended PPI range, start offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IPRIORITYnE_OFF_START 0x0420
|
|
/** Interrupt Priority Registers for extended PPI range, last offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IPRIORITYnE_OFF_LAST 0x045c
|
|
|
|
/** SGI Configuration Register - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICFGR0_OFF 0x0c00
|
|
/** PPI Configuration Register - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICFGR1_OFF 0x0c04
|
|
/** Extended PPI Configuration Register, start offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICFGRnE_OFF_START 0x0c08
|
|
/** Extended PPI Configuration Register, last offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_ICFGRnE_OFF_LAST 0x0c14
|
|
|
|
/** Interrupt Group Modifier Register 0 - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGRPMODR0_OFF 0x0d00
|
|
/** Interrupt Group Modifier Register 1 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGRPMODR1E_OFF 0x0d04
|
|
/** Interrupt Group Modifier Register 2 for extended PPI range - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_IGRPMODR2E_OFF 0x0d08
|
|
|
|
/** Non Secure Access Control Register - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_NSACR_OFF 0x0e00
|
|
|
|
/** Non maskable Interrupt Register for PPIs - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_INMIR0_OFF 0x0f80
|
|
/** Non maskable Interrupt Register for Extended PPIs, start offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_INMIRnE_OFF_START 0x0f84
|
|
/** Non maskable Interrupt Register for Extended PPIs, last offset - RW. */
|
|
#define GIC_REDIST_SGI_PPI_REG_INMIRnE_OFF_LAST 0x0ffc
|
|
/** @} */
|
|
|
|
|
|
#endif /* !VBOX_INCLUDED_gic_h */
|
|
|