summaryrefslogtreecommitdiffstats
path: root/include/lib/cpus/aarch64/cortex_x1.h
blob: e3661a882ce7fca3acf7e6817341b689f2812894 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
/*
 * Copyright (c) 2022, Google LLC. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef CORTEX_X1_H
#define CORTEX_X1_H

/* Cortex-X1 MIDR for r1p0 */
#define CORTEX_X1_MIDR			U(0x411fd440)

/* Cortex-X1 loop count for CVE-2022-23960 mitigation */
#define CORTEX_X1_BHB_LOOP_COUNT	U(32)

/*******************************************************************************
 * CPU Extended Control register specific definitions.
 ******************************************************************************/
#define CORTEX_X1_CPUECTLR_EL1		S3_0_C15_C1_4

/*******************************************************************************
 * CPU Auxiliary Control register specific definitions.
 ******************************************************************************/
#define CORTEX_X1_ACTLR2_EL1		S3_0_C15_C1_1

/*******************************************************************************
 * CPU Power Control register specific definitions
 ******************************************************************************/
#define CORTEX_X1_CPUPWRCTLR_EL1	S3_0_C15_C2_7
#define CORTEX_X1_CORE_PWRDN_EN_MASK	U(0x1)

#endif /* CORTEX_X1_H */