blob: 6891e3800b3db1a4574a54f3ce60eb8dd898255b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/*
* Copyright (c) 2021, Stephan Gerhold <stephan@gerhold.net>
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <arch.h>
#include <common/debug.h>
#include <drivers/arm/gicv2.h>
#include <drivers/delay_timer.h>
#include <lib/mmio.h>
#include <lib/psci/psci.h>
#include <plat/common/platform.h>
#include <msm8916_mmap.h>
#include "msm8916_pm.h"
static int msm8916_pwr_domain_on(u_register_t mpidr)
{
unsigned int core = MPIDR_AFFLVL0_VAL(mpidr);
VERBOSE("PSCI: Booting CPU %d\n", core);
msm8916_cpu_boot(core);
return PSCI_E_SUCCESS;
}
static void msm8916_pwr_domain_on_finish(const psci_power_state_t *target_state)
{
gicv2_pcpu_distif_init();
gicv2_cpuif_enable();
}
static void __dead2 msm8916_system_reset(void)
{
mmio_write_32(MPM_PS_HOLD, 0);
mdelay(1000);
ERROR("PSCI: System reset failed\n");
panic();
}
static const plat_psci_ops_t msm8916_psci_ops = {
.pwr_domain_on = msm8916_pwr_domain_on,
.pwr_domain_on_finish = msm8916_pwr_domain_on_finish,
.system_off = msm8916_system_reset,
.system_reset = msm8916_system_reset,
};
/* Defined and used in msm8916_helpers.S */
extern uintptr_t msm8916_entry_point;
int plat_setup_psci_ops(uintptr_t sec_entrypoint,
const plat_psci_ops_t **psci_ops)
{
msm8916_entry_point = sec_entrypoint;
*psci_ops = &msm8916_psci_ops;
return 0;
}
|
