summaryrefslogtreecommitdiffstats
path: root/plat/st/stm32mp1/include/stm32mp1_shared_resources.h
blob: 3f6367ebefd7304d9db7c66e5e65c0eb2b0fe9c4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/*
 * Copyright (c) 2017-2020, STMicroelectronics - All Rights Reserved
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef STM32MP1_SHARED_RESOURCES_H
#define STM32MP1_SHARED_RESOURCES_H

#include <stm32mp_shared_resources.h>

#define STM32MP1_SHRES_GPIOZ(i)		(STM32MP1_SHRES_GPIOZ_0 + (i))

enum stm32mp_shres {
	STM32MP1_SHRES_CRYP1,
	STM32MP1_SHRES_GPIOZ_0,
	STM32MP1_SHRES_GPIOZ_1,
	STM32MP1_SHRES_GPIOZ_2,
	STM32MP1_SHRES_GPIOZ_3,
	STM32MP1_SHRES_GPIOZ_4,
	STM32MP1_SHRES_GPIOZ_5,
	STM32MP1_SHRES_GPIOZ_6,
	STM32MP1_SHRES_GPIOZ_7,
	STM32MP1_SHRES_HASH1,
	STM32MP1_SHRES_I2C4,
	STM32MP1_SHRES_I2C6,
	STM32MP1_SHRES_IWDG1,
	STM32MP1_SHRES_MCU,
	STM32MP1_SHRES_MDMA,
	STM32MP1_SHRES_PLL3,
	STM32MP1_SHRES_RNG1,
	STM32MP1_SHRES_RTC,
	STM32MP1_SHRES_SPI6,
	STM32MP1_SHRES_USART1,

	STM32MP1_SHRES_COUNT
};
#endif /* STM32MP1_SHARED_RESOURCES_H */