diff options
| author | Daniel Baumann <daniel.baumann@progress-linux.org> | 2024-04-28 07:24:57 +0000 |
|---|---|---|
| committer | Daniel Baumann <daniel.baumann@progress-linux.org> | 2024-04-28 07:24:57 +0000 |
| commit | 070852d8604cece0c31f28ff3eb8d21d9ba415fb (patch) | |
| tree | 9097175a6a5b8b7e37af9a96269ac0b61a0189cd /decoder/tests/snapshots-ete | |
| parent | Initial commit. (diff) | |
| download | libopencsd-upstream.tar.xz libopencsd-upstream.zip | |
Adding upstream version 1.3.3.upstream/1.3.3upstream
Signed-off-by: Daniel Baumann <daniel.baumann@progress-linux.org>
Diffstat (limited to '')
324 files changed, 87187 insertions, 0 deletions
diff --git a/decoder/tests/snapshots-ete/001-ack_test/ETE_0_s1.ini b/decoder/tests/snapshots-ete/001-ack_test/ETE_0_s1.ini new file mode 100644 index 0000000..8593873 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x8000aa1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xc0001088 +TRCIDR8=0x000 + diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/OTHERS_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/OTHERS_exec Binary files differnew file mode 100644 index 0000000..84f1043 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..a77033e --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_124_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_124_0_exec Binary files differnew file mode 100644 index 0000000..20d5cb8 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_124_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_125_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_125_0_exec Binary files differnew file mode 100644 index 0000000..4280423 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_125_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_126_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_126_0_exec Binary files differnew file mode 100644 index 0000000..6dc3cfa --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_126_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_127_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_127_0_exec Binary files differnew file mode 100644 index 0000000..2f59ec4 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_127_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_128_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_128_0_exec Binary files differnew file mode 100644 index 0000000..a506404 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_128_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_129_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_129_0_exec Binary files differnew file mode 100644 index 0000000..2f59ec4 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_129_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_130_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_130_0_exec Binary files differnew file mode 100644 index 0000000..69d1571 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_130_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_131_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_131_0_exec Binary files differnew file mode 100644 index 0000000..8d0942b --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/checkpoint_131_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_100_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_100_0_exec Binary files differnew file mode 100644 index 0000000..daeccdf --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_100_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_101_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_101_0_exec Binary files differnew file mode 100644 index 0000000..e94b3cb --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_101_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_102_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_102_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_102_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_103_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_103_0_exec Binary files differnew file mode 100644 index 0000000..3051fd0 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_103_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_104_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_104_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_104_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_105_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_105_0_exec Binary files differnew file mode 100644 index 0000000..20277f9 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_105_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_106_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_106_0_exec Binary files differnew file mode 100644 index 0000000..835c1e2 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_106_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_0_exec Binary files differnew file mode 100644 index 0000000..10ce6bb --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_1_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_1_exec Binary files differnew file mode 100644 index 0000000..ed1ffc5 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_107_1_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_108_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_108_0_exec Binary files differnew file mode 100644 index 0000000..6355407 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_108_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_109_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_109_0_exec Binary files differnew file mode 100644 index 0000000..f3b73b5 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_109_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_110_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_110_0_exec Binary files differnew file mode 100644 index 0000000..f4562f7 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_110_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_111_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_111_0_exec Binary files differnew file mode 100644 index 0000000..1a2f9b9 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_111_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_112_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_112_0_exec Binary files differnew file mode 100644 index 0000000..6453a68 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_112_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_0_exec Binary files differnew file mode 100644 index 0000000..db99b24 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_1_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_1_exec Binary files differnew file mode 100644 index 0000000..1f074eb --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_113_1_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_114_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_114_0_exec Binary files differnew file mode 100644 index 0000000..8af272b --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_114_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_115_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_115_0_exec Binary files differnew file mode 100644 index 0000000..dfde5fd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_115_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_116_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_116_0_exec Binary files differnew file mode 100644 index 0000000..af25be3 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_116_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_117_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_117_0_exec Binary files differnew file mode 100644 index 0000000..7288489 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_117_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_118_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_118_0_exec Binary files differnew file mode 100644 index 0000000..3cb39df --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_118_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_119_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_119_0_exec Binary files differnew file mode 100644 index 0000000..c35c5bc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_119_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_11_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_11_0_exec Binary files differnew file mode 100644 index 0000000..d97374f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_11_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_120_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_120_0_exec Binary files differnew file mode 100644 index 0000000..50119a7 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_120_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_121_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_121_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_121_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_122_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_122_0_exec Binary files differnew file mode 100644 index 0000000..d2f6ea9 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_122_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_123_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_123_0_exec new file mode 100644 index 0000000..1bc6116 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_123_0_exec @@ -0,0 +1 @@ +Ld—
\ No newline at end of file diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_13_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_13_0_exec Binary files differnew file mode 100644 index 0000000..eb3cd69 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_13_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_15_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_15_0_exec Binary files differnew file mode 100644 index 0000000..69ebe2e --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_15_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_16_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_16_0_exec Binary files differnew file mode 100644 index 0000000..7b2bb45 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_16_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_17_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_17_0_exec Binary files differnew file mode 100644 index 0000000..4d6dd47 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_17_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_18_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_18_0_exec Binary files differnew file mode 100644 index 0000000..52da2c7 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_18_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_19_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_19_0_exec Binary files differnew file mode 100644 index 0000000..68af984 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_19_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_20_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_20_0_exec Binary files differnew file mode 100644 index 0000000..30766d3 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_20_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_21_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_21_0_exec Binary files differnew file mode 100644 index 0000000..37e430f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_21_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_22_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_22_0_exec Binary files differnew file mode 100644 index 0000000..f76aea5 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_22_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_23_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_23_0_exec Binary files differnew file mode 100644 index 0000000..57c5656 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_23_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_24_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_24_0_exec Binary files differnew file mode 100644 index 0000000..70fd924 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_24_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_25_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_25_0_exec Binary files differnew file mode 100644 index 0000000..f1d2b80 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_25_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_26_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_26_0_exec Binary files differnew file mode 100644 index 0000000..43d864f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_26_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_27_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_27_0_exec Binary files differnew file mode 100644 index 0000000..b5e3dcc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_27_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_28_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_28_0_exec Binary files differnew file mode 100644 index 0000000..883bcbc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_28_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_29_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_29_0_exec Binary files differnew file mode 100644 index 0000000..384f0dd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_29_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_30_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_30_0_exec Binary files differnew file mode 100644 index 0000000..da340de --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_30_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_31_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_31_0_exec Binary files differnew file mode 100644 index 0000000..86a319b --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_31_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_32_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_32_0_exec Binary files differnew file mode 100644 index 0000000..492eab1 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_32_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_33_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_33_0_exec Binary files differnew file mode 100644 index 0000000..8065546 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_33_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_34_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_34_0_exec Binary files differnew file mode 100644 index 0000000..c793bd9 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_34_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_35_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_35_0_exec Binary files differnew file mode 100644 index 0000000..305bb41 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_35_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_36_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_36_0_exec Binary files differnew file mode 100644 index 0000000..4df1aad --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_36_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_37_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_37_0_exec Binary files differnew file mode 100644 index 0000000..384f0dd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_37_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_38_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_38_0_exec Binary files differnew file mode 100644 index 0000000..37e430f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_38_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_39_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_39_0_exec Binary files differnew file mode 100644 index 0000000..374c950 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_39_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_40_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_40_0_exec Binary files differnew file mode 100644 index 0000000..05de09c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_40_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_41_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_41_0_exec Binary files differnew file mode 100644 index 0000000..d452803 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_41_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_42_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_42_0_exec Binary files differnew file mode 100644 index 0000000..8e2fd2a --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_42_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_43_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_43_0_exec Binary files differnew file mode 100644 index 0000000..88814cc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_43_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_44_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_44_0_exec Binary files differnew file mode 100644 index 0000000..cb6e031 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_44_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_45_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_45_0_exec Binary files differnew file mode 100644 index 0000000..612c0bd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_45_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_46_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_46_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_46_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_47_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_47_0_exec Binary files differnew file mode 100644 index 0000000..0d070b2 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_47_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_0_exec Binary files differnew file mode 100644 index 0000000..fcbef53 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_1_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_1_exec Binary files differnew file mode 100644 index 0000000..ab4d602 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_48_1_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_49_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_49_0_exec Binary files differnew file mode 100644 index 0000000..579bc33 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_49_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_50_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_50_0_exec Binary files differnew file mode 100644 index 0000000..f26e090 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_50_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_51_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_51_0_exec Binary files differnew file mode 100644 index 0000000..35a17ee --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_51_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_52_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_52_0_exec Binary files differnew file mode 100644 index 0000000..80c21fc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_52_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_53_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_53_0_exec Binary files differnew file mode 100644 index 0000000..31bdedc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_53_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_54_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_54_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_54_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_55_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_55_0_exec Binary files differnew file mode 100644 index 0000000..d9ee892 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_55_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_56_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_56_0_exec Binary files differnew file mode 100644 index 0000000..eaa60bc --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_56_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_57_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_57_0_exec Binary files differnew file mode 100644 index 0000000..6c04dbf --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_57_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_58_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_58_0_exec Binary files differnew file mode 100644 index 0000000..2ef2582 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_58_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_59_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_59_0_exec Binary files differnew file mode 100644 index 0000000..a651035 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_59_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_0_exec Binary files differnew file mode 100644 index 0000000..25c5423 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_1_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_1_exec Binary files differnew file mode 100644 index 0000000..67da9e2 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_60_1_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_61_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_61_0_exec Binary files differnew file mode 100644 index 0000000..9b84496 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_61_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_62_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_62_0_exec Binary files differnew file mode 100644 index 0000000..159234c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_62_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_63_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_63_0_exec Binary files differnew file mode 100644 index 0000000..f7db780 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_63_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_64_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_64_0_exec Binary files differnew file mode 100644 index 0000000..11fb2ab --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_64_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_65_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_65_0_exec Binary files differnew file mode 100644 index 0000000..75e7425 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_65_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_66_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_66_0_exec Binary files differnew file mode 100644 index 0000000..9bc68b7 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_66_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_67_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_67_0_exec Binary files differnew file mode 100644 index 0000000..def3c8f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_67_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_68_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_68_0_exec Binary files differnew file mode 100644 index 0000000..02a0d2c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_68_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_69_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_69_0_exec Binary files differnew file mode 100644 index 0000000..ccf8baa --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_69_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_70_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_70_0_exec Binary files differnew file mode 100644 index 0000000..4b20c1f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_70_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_71_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_71_0_exec Binary files differnew file mode 100644 index 0000000..37e430f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_71_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_72_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_72_0_exec Binary files differnew file mode 100644 index 0000000..5979ee7 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_72_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_73_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_73_0_exec Binary files differnew file mode 100644 index 0000000..d70b2e5 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_73_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_74_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_74_0_exec Binary files differnew file mode 100644 index 0000000..62b840b --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_74_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_75_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_75_0_exec Binary files differnew file mode 100644 index 0000000..f32ad04 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_75_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_76_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_76_0_exec Binary files differnew file mode 100644 index 0000000..4018c77 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_76_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_77_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_77_0_exec Binary files differnew file mode 100644 index 0000000..947157a --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_77_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_78_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_78_0_exec Binary files differnew file mode 100644 index 0000000..9cf3cbb --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_78_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_79_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_79_0_exec Binary files differnew file mode 100644 index 0000000..b501b08 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_79_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_80_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_80_0_exec Binary files differnew file mode 100644 index 0000000..a6007d9 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_80_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_81_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_81_0_exec Binary files differnew file mode 100644 index 0000000..384f0dd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_81_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_82_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_82_0_exec Binary files differnew file mode 100644 index 0000000..1f0d97c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_82_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_83_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_83_0_exec Binary files differnew file mode 100644 index 0000000..7ea6346 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_83_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_84_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_84_0_exec Binary files differnew file mode 100644 index 0000000..ffdb83e --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_84_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_85_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_85_0_exec Binary files differnew file mode 100644 index 0000000..15b981f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_85_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_86_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_86_0_exec Binary files differnew file mode 100644 index 0000000..bd9b493 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_86_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_87_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_87_0_exec Binary files differnew file mode 100644 index 0000000..aad6a62 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_87_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_88_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_88_0_exec Binary files differnew file mode 100644 index 0000000..718f1ad --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_88_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_89_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_89_0_exec Binary files differnew file mode 100644 index 0000000..cd3fe03 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_89_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_90_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_90_0_exec Binary files differnew file mode 100644 index 0000000..7c4db9c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_90_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_91_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_91_0_exec Binary files differnew file mode 100644 index 0000000..384f0dd --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_91_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_92_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_92_0_exec Binary files differnew file mode 100644 index 0000000..37e430f --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_92_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_93_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_93_0_exec Binary files differnew file mode 100644 index 0000000..996519d --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_93_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_94_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_94_0_exec Binary files differnew file mode 100644 index 0000000..a0ab1ae --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_94_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_95_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_95_0_exec Binary files differnew file mode 100644 index 0000000..a88820c --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_95_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_96_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_96_0_exec Binary files differnew file mode 100644 index 0000000..91c5d2a --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_96_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_97_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_97_0_exec Binary files differnew file mode 100644 index 0000000..d452803 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_97_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_98_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_98_0_exec Binary files differnew file mode 100644 index 0000000..621ff98 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_98_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/bindir/code_99_0_exec b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_99_0_exec Binary files differnew file mode 100644 index 0000000..eead23d --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/bindir/code_99_0_exec diff --git a/decoder/tests/snapshots-ete/001-ack_test/cpu_0.ini b/decoder/tests/snapshots-ete/001-ack_test/cpu_0.ini new file mode 100644 index 0000000..7cdb782 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/cpu_0.ini @@ -0,0 +1,637 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir/code_91_0_exec +address=0x010029d8 +length=0x14 + +[dump2] +file=bindir/code_107_0_exec +address=0x01002d50 +length=0x2b0 + +[dump3] +file=bindir/OTHERS_exec +address=0x00010000 +length=0x422a4 + +[dump4] +file=bindir/code_42_0_exec +address=0x01000b08 +length=0x18 + +[dump5] +file=bindir/code_18_0_exec +address=0x01000218 +length=0xdc + +[dump6] +file=bindir/code_83_0_exec +address=0x01002750 +length=0x94 + +[dump7] +file=bindir/code_92_0_exec +address=0x010029f0 +length=0x14 + +[dump8] +file=bindir/code_113_0_exec +address=0x01003d64 +length=0x29c + +[dump9] +file=bindir/code_38_0_exec +address=0x01000930 +length=0x14 + +[dump10] +file=bindir/code_123_0_exec +address=0x01004678 +length=0x4 + +[dump11] +file=bindir/code_117_0_exec +address=0x010045a0 +length=0x28 + +[dump12] +file=bindir/code_71_0_exec +address=0x010023ac +length=0x14 + +[dump13] +file=bindir/code_80_0_exec +address=0x0100266c +length=0x48 + +[dump14] +file=bindir/code_43_0_exec +address=0x01000b24 +length=0x24 + +[dump15] +file=bindir/code_64_0_exec +address=0x0100207c +length=0x58 + +[dump16] +file=bindir/code_29_0_exec +address=0x01000654 +length=0x14 + +[dump17] +file=bindir/code_16_0_exec +address=0x010000b8 +length=0x80 + +[dump18] +file=bindir/code_106_0_exec +address=0x01002d18 +length=0x34 + +[dump19] +file=bindir/code_96_0_exec +address=0x01002ba0 +length=0x78 + +[dump20] +file=bindir/code_122_0_exec +address=0x01004654 +length=0x24 + +[dump21] +file=bindir/code_113_1_exec +address=0x01004000 +length=0x500 + +[dump22] +file=bindir/code_41_0_exec +address=0x01000af0 +length=0x14 + +[dump23] +file=bindir/code_17_0_exec +address=0x0100013c +length=0xd8 + +[dump24] +file=bindir/checkpoint_127_0_exec +address=0x028003d8 +length=0x38 + +[dump25] +file=bindir/code_57_0_exec +address=0x01001a94 +length=0x24 + +[dump26] +file=bindir/code_90_0_exec +address=0x01002978 +length=0x5c + +[dump27] +file=bindir/code_89_0_exec +address=0x01002954 +length=0x24 + +[dump28] +file=bindir/code_46_0_exec +address=0x01000b9c +length=0x4 + +[dump29] +file=bindir/code_53_0_exec +address=0x01001540 +length=0x24 + +[dump30] +file=bindir/code_79_0_exec +address=0x01002648 +length=0x24 + +[dump31] +file=bindir/checkpoint_125_0_exec +address=0x02800008 +length=0x380 + +[dump32] +file=bindir/code_25_0_exec +address=0x01000580 +length=0x24 + +[dump33] +file=bindir/code_99_0_exec +address=0x01002c50 +length=0x24 + +[dump34] +file=bindir/code_37_0_exec +address=0x01000918 +length=0x14 + +[dump35] +file=bindir/code_54_0_exec +address=0x01001564 +length=0x4 + +[dump36] +file=bindir/code_58_0_exec +address=0x01001ab8 +length=0x28c + +[dump37] +file=bindir/code_44_0_exec +address=0x01000b4c +length=0x2c + +[dump38] +file=bindir/code_24_0_exec +address=0x01000564 +length=0x18 + +[dump39] +file=bindir/code_77_0_exec +address=0x010025f4 +length=0x24 + +[dump40] +file=bindir/code_62_0_exec +address=0x01002054 +length=0x4 + +[dump41] +file=bindir/code_11_0_exec +address=0x01000000 +length=0x84 + +[dump42] +file=bindir/code_13_0_exec +address=0x01000090 +length=0x10 + +[dump43] +file=bindir/checkpoint_126_0_exec +address=0x02800388 +length=0x50 + +[dump44] +file=bindir/code_78_0_exec +address=0x0100261c +length=0x2c + +[dump45] +file=bindir/code_28_0_exec +address=0x010005f8 +length=0x58 + +[dump46] +file=bindir/code_94_0_exec +address=0x01002a88 +length=0x94 + +[dump47] +file=bindir/code_61_0_exec +address=0x01002030 +length=0x24 + +[dump48] +file=bindir/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x17db0 + +[dump49] +file=bindir/code_115_0_exec +address=0x01004510 +length=0x24 + +[dump50] +file=bindir/checkpoint_130_0_exec +address=0x02800468 +length=0x10 + +[dump51] +file=bindir/code_40_0_exec +address=0x01000a24 +length=0xc8 + +[dump52] +file=bindir/code_98_0_exec +address=0x01002c34 +length=0x18 + +[dump53] +file=bindir/code_15_0_exec +address=0x010000a8 +length=0x4 + +[dump54] +file=bindir/code_72_0_exec +address=0x010023c4 +length=0x7c + +[dump55] +file=bindir/code_36_0_exec +address=0x010008a8 +length=0x6c + +[dump56] +file=bindir/code_73_0_exec +address=0x01002444 +length=0x94 + +[dump57] +file=bindir/code_110_0_exec +address=0x01003ce4 +length=0xc + +[dump58] +file=bindir/code_100_0_exec +address=0x01002c78 +length=0x2c + +[dump59] +file=bindir/code_97_0_exec +address=0x01002c1c +length=0x14 + +[dump60] +file=bindir/code_105_0_exec +address=0x01002cf4 +length=0x24 + +[dump61] +file=bindir/code_88_0_exec +address=0x01002928 +length=0x2c + +[dump62] +file=bindir/checkpoint_124_0_exec +address=0x02800000 +length=0x8 + +[dump63] +file=bindir/code_84_0_exec +address=0x010027e8 +length=0x7c + +[dump64] +file=bindir/code_49_0_exec +address=0x0100104c +length=0x24 + +[dump65] +file=bindir/code_50_0_exec +address=0x01001070 +length=0x238 + +[dump66] +file=bindir/code_76_0_exec +address=0x010025d8 +length=0x18 + +[dump67] +file=bindir/checkpoint_131_0_exec +address=0x02800478 +length=0xe0 + +[dump68] +file=bindir/code_48_1_exec +address=0x01001000 +length=0x4c + +[dump69] +file=bindir/code_75_0_exec +address=0x0100255c +length=0x78 + +[dump70] +file=bindir/code_32_0_exec +address=0x01000814 +length=0x18 + +[dump71] +file=bindir/code_87_0_exec +address=0x01002900 +length=0x24 + +[dump72] +file=bindir/code_34_0_exec +address=0x01000858 +length=0x2c + +[dump73] +file=bindir/code_23_0_exec +address=0x01000498 +length=0xc8 + +[dump74] +file=bindir/code_108_0_exec +address=0x010034ec +length=0x54 + +[dump75] +file=bindir/code_48_0_exec +address=0x01000bc4 +length=0x43c + +[dump76] +file=bindir/code_112_0_exec +address=0x01003d14 +length=0x4c + +[dump77] +file=bindir/code_69_0_exec +address=0x01002310 +length=0x24 + +[dump78] +file=bindir/code_63_0_exec +address=0x01002058 +length=0x24 + +[dump79] +file=bindir/code_33_0_exec +address=0x01000830 +length=0x24 + +[dump80] +file=bindir/code_103_0_exec +address=0x01002ccc +length=0x24 + +[dump81] +file=bindir/code_81_0_exec +address=0x010026b8 +length=0x14 + +[dump82] +file=bindir/code_47_0_exec +address=0x01000ba0 +length=0x24 + +[dump83] +file=bindir/code_82_0_exec +address=0x010026d0 +length=0x7c + +[dump84] +file=bindir/code_95_0_exec +address=0x01002b20 +length=0x7c + +[dump85] +file=bindir/code_120_0_exec +address=0x0100462c +length=0x24 + +[dump86] +file=bindir/code_35_0_exec +address=0x01000884 +length=0x24 + +[dump87] +file=bindir/code_107_1_exec +address=0x01003000 +length=0x4e8 + +[dump88] +file=bindir/code_109_0_exec +address=0x01003544 +length=0x79c + +[dump89] +file=bindir/code_56_0_exec +address=0x0100158c +length=0x508 + +[dump90] +file=bindir/code_19_0_exec +address=0x010002f8 +length=0x24 + +[dump91] +file=bindir/code_31_0_exec +address=0x01000748 +length=0xc8 + +[dump92] +file=bindir/code_114_0_exec +address=0x01004504 +length=0xc + +[dump93] +file=bindir/code_27_0_exec +address=0x010005d4 +length=0x24 + +[dump94] +file=bindir/code_55_0_exec +address=0x01001568 +length=0x24 + +[dump95] +file=bindir/code_93_0_exec +address=0x01002a08 +length=0x7c + +[dump96] +file=bindir/code_119_0_exec +address=0x010045e0 +length=0x4c + +[dump97] +file=bindir/code_30_0_exec +address=0x0100066c +length=0xd8 + +[dump98] +file=bindir/code_20_0_exec +address=0x01000320 +length=0x80 + +[dump99] +file=bindir/checkpoint_128_0_exec +address=0x02800410 +length=0x20 + +[dump100] +file=bindir/code_26_0_exec +address=0x010005a8 +length=0x2c + +[dump101] +file=bindir/code_101_0_exec +address=0x01002ca4 +length=0x24 + +[dump102] +file=bindir/code_22_0_exec +address=0x010003bc +length=0xd8 + +[dump103] +file=bindir/code_59_0_exec +address=0x01001d44 +length=0x24 + +[dump104] +file=bindir/code_121_0_exec +address=0x01004650 +length=0x4 + +[dump105] +file=bindir/code_65_0_exec +address=0x010020d8 +length=0x7c + +[dump106] +file=bindir/code_118_0_exec +address=0x010045cc +length=0x10 + +[dump107] +file=bindir/code_70_0_exec +address=0x01002338 +length=0x70 + +[dump108] +file=bindir/code_102_0_exec +address=0x01002cc8 +length=0x4 + +[dump109] +file=bindir/code_68_0_exec +address=0x01002270 +length=0x9c + +[dump110] +file=bindir/code_60_0_exec +address=0x01001d68 +length=0x298 + +[dump111] +file=bindir/code_74_0_exec +address=0x010024dc +length=0x7c + +[dump112] +file=bindir/code_111_0_exec +address=0x01003cf0 +length=0x24 + +[dump113] +file=bindir/code_60_1_exec +address=0x01002000 +length=0x30 + +[dump114] +file=bindir/code_21_0_exec +address=0x010003a4 +length=0x14 + +[dump115] +file=bindir/code_67_0_exec +address=0x010021f0 +length=0x7c + +[dump116] +file=bindir/code_39_0_exec +address=0x01000948 +length=0xd8 + +[dump117] +file=bindir/code_51_0_exec +address=0x010012a8 +length=0x24 + +[dump118] +file=bindir/code_66_0_exec +address=0x01002158 +length=0x94 + +[dump119] +file=bindir/checkpoint_129_0_exec +address=0x02800430 +length=0x38 + +[dump120] +file=bindir/code_116_0_exec +address=0x01004534 +length=0x68 + +[dump121] +file=bindir/code_86_0_exec +address=0x010028e4 +length=0x18 + +[dump122] +file=bindir/code_104_0_exec +address=0x01002cf0 +length=0x4 + +[dump123] +file=bindir/code_45_0_exec +address=0x01000b78 +length=0x24 + +[dump124] +file=bindir/code_52_0_exec +address=0x010012cc +length=0x274 + +[dump125] +file=bindir/code_85_0_exec +address=0x01002868 +length=0x78 + diff --git a/decoder/tests/snapshots-ete/001-ack_test/session1.bin b/decoder/tests/snapshots-ete/001-ack_test/session1.bin Binary files differnew file mode 100644 index 0000000..c4ca1c0 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/session1.bin diff --git a/decoder/tests/snapshots-ete/001-ack_test/snapshot.ini b/decoder/tests/snapshots-ete/001-ack_test/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/001-ack_test/trace.ini b/decoder/tests/snapshots-ete/001-ack_test/trace.ini new file mode 100644 index 0000000..ea66423 --- /dev/null +++ b/decoder/tests/snapshots-ete/001-ack_test/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1, + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/ETE_0_s1.ini b/decoder/tests/snapshots-ete/002-ack_test_scr/ETE_0_s1.ini new file mode 100644 index 0000000..3e7cec1 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x8000aa1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xc0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/OTHERS_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/OTHERS_exec Binary files differnew file mode 100644 index 0000000..819d364 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..6d451e3 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/checkpoint_c_0_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/checkpoint_c_0_exec Binary files differnew file mode 100644 index 0000000..b1957d2 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/checkpoint_c_0_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_9_0_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_9_0_exec Binary files differnew file mode 100644 index 0000000..9bc1ceb --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_9_0_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_a_1_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_a_1_exec Binary files differnew file mode 100644 index 0000000..b374dae --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_a_1_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_b_0_exec b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_b_0_exec Binary files differnew file mode 100644 index 0000000..36adee1 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/bindir/code_b_0_exec diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/cpu_0.ini b/decoder/tests/snapshots-ete/002-ack_test_scr/cpu_0.ini new file mode 100644 index 0000000..b92821d --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/cpu_0.ini @@ -0,0 +1,42 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir/OTHERS_exec +address=0x00010000 +length=0x3e11c + +[dump2] +file=bindir/code_9_0_exec +address=0x01000000 +length=0x84 + +[dump3] +file=bindir/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x17db0 + +[dump4] +file=bindir/code_a_1_exec +address=0x01000090 +length=0x10 + +[dump5] +file=bindir/code_b_0_exec +address=0x010000ac +length=0x1b4 + +[dump6] +file=bindir/checkpoint_c_0_exec +address=0x02f00000 +length=0x28 + diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/session1.bin b/decoder/tests/snapshots-ete/002-ack_test_scr/session1.bin Binary files differnew file mode 100644 index 0000000..5339f2b --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/session1.bin diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/snapshot.ini b/decoder/tests/snapshots-ete/002-ack_test_scr/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/test_TARMAC b/decoder/tests/snapshots-ete/002-ack_test_scr/test_TARMAC new file mode 100644 index 0000000..22f05e0 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/test_TARMAC @@ -0,0 +1,64367 @@ + +0 clk cpu0 R cpsr 000003cd +1 clk cpu0 IT (1) 10300000 14004000 O EL3h_s : B 0x10310000 +2 clk cpu0 IT (2) 10310000 d2b01000 O EL3h_s : MOV x0,#0x80800000 +2 clk cpu0 R X0 0000000080800000 +3 clk cpu0 IT (3) 10310004 d51e2040 O EL3h_s : MSR TCR_EL3,x0 +3 clk cpu0 R TCR_EL3 00000000:80800000 +4 clk cpu0 IT (4) 10310008 d5033fdf O EL3h_s : ISB +4 clk cpu0 R PMSCR_EL1 00000000 +4 clk cpu0 R PMSCR_EL2 00000000 +4 clk cpu0 R PMSICR_EL1 00000000 +4 clk cpu0 R PMSIRR_EL1 00000000 +4 clk cpu0 R PMSFCR_EL1 00000000 +4 clk cpu0 R PMSLATFR_EL1 00000000 +4 clk cpu0 R PMSIDR_EL1 0002600f +4 clk cpu0 R PMBSR_EL1 00000000 +4 clk cpu0 R PMBIDR_EL1 00000020 +4 clk cpu0 R PMSEVFR_EL1 0000000000000002 +4 clk cpu0 R PMBLIMITR_EL1 0000000000000000 +4 clk cpu0 R PMBPTR_EL1 0000000000000000 +4 clk cpu0 R TRBLIMITR_EL1 0000000000000000 +4 clk cpu0 R TRBPTR_EL1 0000000000000000 +4 clk cpu0 R TRBBASER_EL1 0000000000000000 +4 clk cpu0 R TRBSR_EL1 0000000000000000 +4 clk cpu0 R TRBMAR_EL1 0000000000000000 +4 clk cpu0 R TRBTRG_EL1 0000000000000000 +4 clk cpu0 R TRBIDR_EL1 000000000000002b +5 clk cpu0 IT (5) 1031000c d2b01000 O EL3h_s : MOV x0,#0x80800000 +5 clk cpu0 R X0 0000000080800000 +6 clk cpu0 IT (6) 10310010 d51c2040 O EL3h_s : MSR TCR_EL2,x0 +6 clk cpu0 R TCR_EL2 00000000:80800000 +7 clk cpu0 IT (7) 10310014 d5033fdf O EL3h_s : ISB +7 clk cpu0 R PMBIDR_EL1 00000020 +7 clk cpu0 R TRBIDR_EL1 000000000000002b +8 clk cpu0 IT (8) 10310018 d2800040 O EL3h_s : MOV x0,#2 +8 clk cpu0 R X0 0000000000000002 +9 clk cpu0 IT (9) 1031001c d51c1100 O EL3h_s : MSR HCR_EL2,x0 +9 clk cpu0 R HCR_EL2 00000000:00000002 +10 clk cpu0 IT (10) 10310020 d5033fdf O EL3h_s : ISB +10 clk cpu0 R PMBIDR_EL1 00000020 +10 clk cpu0 R TRBIDR_EL1 000000000000002b +11 clk cpu0 IT (11) 10310024 d2800000 O EL3h_s : MOV x0,#0 +11 clk cpu0 R X0 0000000000000000 +12 clk cpu0 IT (12) 10310028 d5182040 O EL3h_s : MSR TCR_EL1,x0 +12 clk cpu0 R TCR_EL1 00000000:00000000 +13 clk cpu0 IT (13) 1031002c d5033fdf O EL3h_s : ISB +13 clk cpu0 R PMBIDR_EL1 00000020 +13 clk cpu0 R TRBIDR_EL1 000000000000002b +14 clk cpu0 IT (14) 10310030 10000080 O EL3h_s : ADR x0,0x10310040 +14 clk cpu0 R X0 0000000010310040 +15 clk cpu0 IT (15) 10310034 f9400000 O EL3h_s : LDR x0,[x0,#0] +15 clk cpu0 MR8 10310040:000010310040 00000000_163a0bd0 +15 clk cpu0 R X0 00000000163A0BD0 +16 clk cpu0 IT (16) 10310038 d61f0000 O EL3h_s : BR x0 +16 clk cpu0 R cpsr 000007cd +17 clk cpu0 IT (17) 163a0bd0 d2800000 O EL3h_s : MOV x0,#0 +17 clk cpu0 R cpsr 000003cd +17 clk cpu0 R X0 0000000000000000 +18 clk cpu0 IT (18) 163a0bd4 d518d020 O EL3h_s : MSR CONTEXTIDR_EL1,x0 +18 clk cpu0 R CONTEXTIDR_EL1 00000000:00000000 +19 clk cpu0 IT (19) 163a0bd8 d5033fdf O EL3h_s : ISB +19 clk cpu0 R PMBIDR_EL1 00000020 +19 clk cpu0 R TRBIDR_EL1 000000000000002b +20 clk cpu0 IT (20) 163a0bdc d2800000 O EL3h_s : MOV x0,#0 +20 clk cpu0 R X0 0000000000000000 +21 clk cpu0 IT (21) 163a0be0 10002182 O EL3h_s : ADR x2,0x163a1010 +21 clk cpu0 R X2 00000000163A1010 +22 clk cpu0 IT (22) 163a0be4 d53800a3 O EL3h_s : MRS x3,MPIDR_EL1 +22 clk cpu0 R X3 0000000080000000 +23 clk cpu0 IT (23) 163a0be8 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +23 clk cpu0 MR8 163a1010:0000163a1010 00000000_80000000 +23 clk cpu0 R X1 0000000080000000 +24 clk cpu0 IT (24) 163a0bec 91000400 O EL3h_s : ADD x0,x0,#1 +24 clk cpu0 R X0 0000000000000001 +25 clk cpu0 IT (25) 163a0bf0 eb01007f O EL3h_s : CMP x3,x1 +25 clk cpu0 R cpsr 600003cd +26 clk cpu0 IS (26) 163a0bf4 54000081 O EL3h_s : B.NE 0x163a0c04 +27 clk cpu0 IT (27) 163a0bf8 f100041f O EL3h_s : CMP x0,#1 +27 clk cpu0 R cpsr 600003cd +28 clk cpu0 IT (28) 163a0bfc 540000cd O EL3h_s : B.LE 0x163a0c14 +29 clk cpu0 IT (29) 163a0c14 d2807800 O EL3h_s : MOV x0,#0x3c0 +29 clk cpu0 R X0 00000000000003C0 +30 clk cpu0 IT (30) 163a0c18 d51b4220 O EL3h_s : MSR DAIF,x0 +30 clk cpu0 R cpsr 600003cd +30 clk cpu0 R DAIF 00000000:000003c0 +31 clk cpu0 IT (31) 163a0c1c d2800000 O EL3h_s : MOV x0,#0 +31 clk cpu0 R X0 0000000000000000 +32 clk cpu0 IT (32) 163a0c20 d2800001 O EL3h_s : MOV x1,#0 +32 clk cpu0 R X1 0000000000000000 +33 clk cpu0 IT (33) 163a0c24 d2800002 O EL3h_s : MOV x2,#0 +33 clk cpu0 R X2 0000000000000000 +34 clk cpu0 IT (34) 163a0c28 d2800003 O EL3h_s : MOV x3,#0 +34 clk cpu0 R X3 0000000000000000 +35 clk cpu0 IT (35) 163a0c2c d2800004 O EL3h_s : MOV x4,#0 +35 clk cpu0 R X4 0000000000000000 +36 clk cpu0 IT (36) 163a0c30 d2800005 O EL3h_s : MOV x5,#0 +36 clk cpu0 R X5 0000000000000000 +37 clk cpu0 IT (37) 163a0c34 d2800006 O EL3h_s : MOV x6,#0 +37 clk cpu0 R X6 0000000000000000 +38 clk cpu0 IT (38) 163a0c38 d2800007 O EL3h_s : MOV x7,#0 +38 clk cpu0 R X7 0000000000000000 +39 clk cpu0 IT (39) 163a0c3c d2800008 O EL3h_s : MOV x8,#0 +39 clk cpu0 R X8 0000000000000000 +40 clk cpu0 IT (40) 163a0c40 d2800009 O EL3h_s : MOV x9,#0 +40 clk cpu0 R X9 0000000000000000 +41 clk cpu0 IT (41) 163a0c44 d280000a O EL3h_s : MOV x10,#0 +41 clk cpu0 R X10 0000000000000000 +42 clk cpu0 IT (42) 163a0c48 d280000b O EL3h_s : MOV x11,#0 +42 clk cpu0 R X11 0000000000000000 +43 clk cpu0 IT (43) 163a0c4c d280000c O EL3h_s : MOV x12,#0 +43 clk cpu0 R X12 0000000000000000 +44 clk cpu0 IT (44) 163a0c50 d280000d O EL3h_s : MOV x13,#0 +44 clk cpu0 R X13 0000000000000000 +45 clk cpu0 IT (45) 163a0c54 d280000e O EL3h_s : MOV x14,#0 +45 clk cpu0 R X14 0000000000000000 +46 clk cpu0 IT (46) 163a0c58 d280000f O EL3h_s : MOV x15,#0 +46 clk cpu0 R X15 0000000000000000 +47 clk cpu0 IT (47) 163a0c5c d2800010 O EL3h_s : MOV x16,#0 +47 clk cpu0 R X16 0000000000000000 +48 clk cpu0 IT (48) 163a0c60 d2800011 O EL3h_s : MOV x17,#0 +48 clk cpu0 R X17 0000000000000000 +49 clk cpu0 IT (49) 163a0c64 d2800012 O EL3h_s : MOV x18,#0 +49 clk cpu0 R X18 0000000000000000 +50 clk cpu0 IT (50) 163a0c68 d2800013 O EL3h_s : MOV x19,#0 +50 clk cpu0 R X19 0000000000000000 +51 clk cpu0 IT (51) 163a0c6c d2800014 O EL3h_s : MOV x20,#0 +51 clk cpu0 R X20 0000000000000000 +52 clk cpu0 IT (52) 163a0c70 d2800015 O EL3h_s : MOV x21,#0 +52 clk cpu0 R X21 0000000000000000 +53 clk cpu0 IT (53) 163a0c74 d2800016 O EL3h_s : MOV x22,#0 +53 clk cpu0 R X22 0000000000000000 +54 clk cpu0 IT (54) 163a0c78 d2800017 O EL3h_s : MOV x23,#0 +54 clk cpu0 R X23 0000000000000000 +55 clk cpu0 IT (55) 163a0c7c d2800018 O EL3h_s : MOV x24,#0 +55 clk cpu0 R X24 0000000000000000 +56 clk cpu0 IT (56) 163a0c80 d2800019 O EL3h_s : MOV x25,#0 +56 clk cpu0 R X25 0000000000000000 +57 clk cpu0 IT (57) 163a0c84 d280001a O EL3h_s : MOV x26,#0 +57 clk cpu0 R X26 0000000000000000 +58 clk cpu0 IT (58) 163a0c88 d280001b O EL3h_s : MOV x27,#0 +58 clk cpu0 R X27 0000000000000000 +59 clk cpu0 IT (59) 163a0c8c d280001c O EL3h_s : MOV x28,#0 +59 clk cpu0 R X28 0000000000000000 +60 clk cpu0 IT (60) 163a0c90 d280001d O EL3h_s : MOV x29,#0 +60 clk cpu0 R X29 0000000000000000 +61 clk cpu0 IT (61) 163a0c94 d280001e O EL3h_s : MOV x30,#0 +61 clk cpu0 R X30 0000000000000000 +62 clk cpu0 IT (62) 163a0c98 d5185200 O EL3h_s : MSR ESR_EL1,x0 +62 clk cpu0 R ESR_EL1 00000000:00000000 +63 clk cpu0 IT (63) 163a0c9c d518a300 O EL3h_s : MSR AMAIR_EL1,x0 +63 clk cpu0 R AMAIR_EL1 00000000:00000000 +64 clk cpu0 IT (64) 163a0ca0 d51b4200 O EL3h_s : MSR NZCV,x0 +64 clk cpu0 R cpsr 000003cd +64 clk cpu0 R NZCV 00000000:00000000 +65 clk cpu0 IT (65) 163a0ca4 d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +65 clk cpu0 R X0 0000000080000000 +66 clk cpu0 IT (66) 163a0ca8 940000c3 O EL3h_s : BL 0x163a0fb4 +66 clk cpu0 R X30 00000000163A0CAC +67 clk cpu0 IT (67) 163a0fb4 aa0003e3 O EL3h_s : MOV x3,x0 +67 clk cpu0 R X3 0000000080000000 +68 clk cpu0 IT (68) 163a0fb8 d2800000 O EL3h_s : MOV x0,#0 +68 clk cpu0 R X0 0000000000000000 +69 clk cpu0 IT (69) 163a0fbc 100002a2 O EL3h_s : ADR x2,0x163a1010 +69 clk cpu0 R X2 00000000163A1010 +70 clk cpu0 IT (70) 163a0fc0 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +70 clk cpu0 MR8 163a1010:0000163a1010 00000000_80000000 +70 clk cpu0 R X1 0000000080000000 +71 clk cpu0 IT (71) 163a0fc4 eb01007f O EL3h_s : CMP x3,x1 +71 clk cpu0 R cpsr 600003cd +72 clk cpu0 IT (72) 163a0fc8 540001e0 O EL3h_s : B.EQ 0x163a1004 +73 clk cpu0 IT (73) 163a1004 d65f03c0 O EL3h_s : RET +74 clk cpu0 IT (74) 163a0cac d51bd060 O EL3h_s : MSR TPIDRRO_EL0,x0 +74 clk cpu0 R TPIDRRO_EL0 00000000:00000000 +75 clk cpu0 IT (75) 163a0cb0 d503319f O EL3h_s : DSB OSHLD +76 clk cpu0 IT (76) 163a0cb4 d50331df O EL3h_s : ISB #1 +76 clk cpu0 R PMBIDR_EL1 00000020 +76 clk cpu0 R TRBIDR_EL1 000000000000002b +77 clk cpu0 IT (77) 163a0cb8 aa0003e1 O EL3h_s : MOV x1,x0 +77 clk cpu0 R X1 0000000000000000 +78 clk cpu0 IT (78) 163a0cbc 91000421 O EL3h_s : ADD x1,x1,#1 +78 clk cpu0 R X1 0000000000000001 +79 clk cpu0 IT (79) 163a0cc0 10001d40 O EL3h_s : ADR x0,0x163a1068 +79 clk cpu0 R X0 00000000163A1068 +80 clk cpu0 IT (80) 163a0cc4 f9400000 O EL3h_s : LDR x0,[x0,#0] +80 clk cpu0 MR8 163a1068:0000163a1068 00000000_163a1b90 +80 clk cpu0 R X0 00000000163A1B90 +81 clk cpu0 IT (81) 163a0cc8 d2810002 O EL3h_s : MOV x2,#0x800 +81 clk cpu0 R X2 0000000000000800 +82 clk cpu0 IT (82) 163a0ccc 9b017c42 O EL3h_s : MUL x2,x2,x1 +82 clk cpu0 R X2 0000000000000800 +83 clk cpu0 IT (83) 163a0cd0 8b020000 O EL3h_s : ADD x0,x0,x2 +83 clk cpu0 R X0 00000000163A2390 +84 clk cpu0 IT (84) 163a0cd4 9100001f O EL3h_s : ADD sp,x0,#0 +84 clk cpu0 R SP_EL3 00000000163A2390 +85 clk cpu0 IT (85) 163a0cd8 d503201f O EL3h_s : NOP +86 clk cpu0 IT (86) 163a0cdc d5384240 O EL3h_s : MRS x0,CURRENTEL +86 clk cpu0 R X0 000000000000000C +87 clk cpu0 IT (87) 163a0ce0 92400c00 O EL3h_s : AND x0,x0,#0xf +87 clk cpu0 R X0 000000000000000C +88 clk cpu0 IT (88) 163a0ce4 d2810741 O EL3h_s : MOV x1,#0x83a +88 clk cpu0 R X1 000000000000083A +89 clk cpu0 IT (89) 163a0ce8 f2a618a1 O EL3h_s : MOVK x1,#0x30c5,LSL #16 +89 clk cpu0 R X1 0000000030C5083A +90 clk cpu0 IT (90) 163a0cec f100301f O EL3h_s : CMP x0,#0xc +90 clk cpu0 R cpsr 600003cd +91 clk cpu0 IS (91) 163a0cf0 54000061 O EL3h_s : B.NE 0x163a0cfc +92 clk cpu0 IT (92) 163a0cf4 d51e1001 O EL3h_s : MSR SCTLR_EL3,x1 +92 clk cpu0 R SCTLR_EL3 00000000:30c5083a +93 clk cpu0 IT (93) 163a0cf8 d51c1001 O EL3h_s : MSR SCTLR_EL2,x1 +93 clk cpu0 R SCTLR_EL2 00000000:30c5083a +94 clk cpu0 IT (94) 163a0cfc f100201f O EL3h_s : CMP x0,#8 +94 clk cpu0 R cpsr 200003cd +95 clk cpu0 IT (95) 163a0d00 54000041 O EL3h_s : B.NE 0x163a0d08 +96 clk cpu0 IT (96) 163a0d08 f100101f O EL3h_s : CMP x0,#4 +96 clk cpu0 R cpsr 200003cd +97 clk cpu0 IT (97) 163a0d0c d5181001 O EL3h_s : MSR SCTLR_EL1,x1 +97 clk cpu0 R SCTLR_EL1 00000000:30c5083a +98 clk cpu0 IT (98) 163a0d10 d5033fdf O EL3h_s : ISB +98 clk cpu0 R PMBIDR_EL1 00000020 +98 clk cpu0 R TRBIDR_EL1 000000000000002b +99 clk cpu0 IT (99) 163a0d14 10001a20 O EL3h_s : ADR x0,0x163a1058 +99 clk cpu0 R X0 00000000163A1058 +100 clk cpu0 IT (100) 163a0d18 f9400000 O EL3h_s : LDR x0,[x0,#0] +100 clk cpu0 MR8 163a1058:0000163a1058 00000000_163a0080 +100 clk cpu0 R X0 00000000163A0080 +101 clk cpu0 IT (101) 163a0d1c d63f0000 O EL3h_s : BLR x0 +101 clk cpu1 R cpsr 000003cd +102 clk cpu1 IT (1) 10300000 14004000 O EL3h_s : B 0x10310000 +103 clk cpu1 IT (2) 10310000 d2b01000 O EL3h_s : MOV x0,#0x80800000 +103 clk cpu1 R X0 0000000080800000 +104 clk cpu1 IT (3) 10310004 d51e2040 O EL3h_s : MSR TCR_EL3,x0 +104 clk cpu1 R TCR_EL3 00000000:80800000 +105 clk cpu1 IT (4) 10310008 d5033fdf O EL3h_s : ISB +105 clk cpu1 R PMSCR_EL1 00000000 +105 clk cpu1 R PMSCR_EL2 00000000 +105 clk cpu1 R PMSICR_EL1 00000000 +105 clk cpu1 R PMSIRR_EL1 00000000 +105 clk cpu1 R PMSFCR_EL1 00000000 +105 clk cpu1 R PMSLATFR_EL1 00000000 +105 clk cpu1 R PMSIDR_EL1 0002600f +105 clk cpu1 R PMBSR_EL1 00000000 +105 clk cpu1 R PMBIDR_EL1 00000020 +105 clk cpu1 R PMSEVFR_EL1 0000000000000002 +105 clk cpu1 R PMBLIMITR_EL1 0000000000000000 +105 clk cpu1 R PMBPTR_EL1 0000000000000000 +105 clk cpu1 R TRBLIMITR_EL1 0000000000000000 +105 clk cpu1 R TRBPTR_EL1 0000000000000000 +105 clk cpu1 R TRBBASER_EL1 0000000000000000 +105 clk cpu1 R TRBSR_EL1 0000000000000000 +105 clk cpu1 R TRBMAR_EL1 0000000000000000 +105 clk cpu1 R TRBTRG_EL1 0000000000000000 +105 clk cpu1 R TRBIDR_EL1 000000000000002b +106 clk cpu1 IT (5) 1031000c d2b01000 O EL3h_s : MOV x0,#0x80800000 +106 clk cpu1 R X0 0000000080800000 +107 clk cpu1 IT (6) 10310010 d51c2040 O EL3h_s : MSR TCR_EL2,x0 +107 clk cpu1 R TCR_EL2 00000000:80800000 +108 clk cpu1 IT (7) 10310014 d5033fdf O EL3h_s : ISB +108 clk cpu1 R PMBIDR_EL1 00000020 +108 clk cpu1 R TRBIDR_EL1 000000000000002b +109 clk cpu1 IT (8) 10310018 d2800040 O EL3h_s : MOV x0,#2 +109 clk cpu1 R X0 0000000000000002 +110 clk cpu1 IT (9) 1031001c d51c1100 O EL3h_s : MSR HCR_EL2,x0 +110 clk cpu1 R HCR_EL2 00000000:00000002 +111 clk cpu1 IT (10) 10310020 d5033fdf O EL3h_s : ISB +111 clk cpu1 R PMBIDR_EL1 00000020 +111 clk cpu1 R TRBIDR_EL1 000000000000002b +112 clk cpu1 IT (11) 10310024 d2800000 O EL3h_s : MOV x0,#0 +112 clk cpu1 R X0 0000000000000000 +113 clk cpu1 IT (12) 10310028 d5182040 O EL3h_s : MSR TCR_EL1,x0 +113 clk cpu1 R TCR_EL1 00000000:00000000 +114 clk cpu1 IT (13) 1031002c d5033fdf O EL3h_s : ISB +114 clk cpu1 R PMBIDR_EL1 00000020 +114 clk cpu1 R TRBIDR_EL1 000000000000002b +115 clk cpu1 IT (14) 10310030 10000080 O EL3h_s : ADR x0,0x10310040 +115 clk cpu1 R X0 0000000010310040 +116 clk cpu1 IT (15) 10310034 f9400000 O EL3h_s : LDR x0,[x0,#0] +116 clk cpu1 MR8 10310040:000010310040 00000000_163a0bd0 +116 clk cpu1 R X0 00000000163A0BD0 +117 clk cpu1 IT (16) 10310038 d61f0000 O EL3h_s : BR x0 +117 clk cpu1 R cpsr 000007cd +118 clk cpu1 IT (17) 163a0bd0 d2800000 O EL3h_s : MOV x0,#0 +118 clk cpu1 R cpsr 000003cd +118 clk cpu1 R X0 0000000000000000 +119 clk cpu1 IT (18) 163a0bd4 d518d020 O EL3h_s : MSR CONTEXTIDR_EL1,x0 +119 clk cpu1 R CONTEXTIDR_EL1 00000000:00000000 +120 clk cpu1 IT (19) 163a0bd8 d5033fdf O EL3h_s : ISB +120 clk cpu1 R PMBIDR_EL1 00000020 +120 clk cpu1 R TRBIDR_EL1 000000000000002b +121 clk cpu1 IT (20) 163a0bdc d2800000 O EL3h_s : MOV x0,#0 +121 clk cpu1 R X0 0000000000000000 +122 clk cpu1 IT (21) 163a0be0 10002182 O EL3h_s : ADR x2,0x163a1010 +122 clk cpu1 R X2 00000000163A1010 +123 clk cpu1 IT (22) 163a0be4 d53800a3 O EL3h_s : MRS x3,MPIDR_EL1 +123 clk cpu1 R X3 0000000080000001 +124 clk cpu1 IT (23) 163a0be8 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +124 clk cpu1 MR8 163a1010:0000163a1010 00000000_80000000 +124 clk cpu1 R X1 0000000080000000 +125 clk cpu1 IT (24) 163a0bec 91000400 O EL3h_s : ADD x0,x0,#1 +125 clk cpu1 R X0 0000000000000001 +126 clk cpu1 IT (25) 163a0bf0 eb01007f O EL3h_s : CMP x3,x1 +126 clk cpu1 R cpsr 200003cd +127 clk cpu1 IT (26) 163a0bf4 54000081 O EL3h_s : B.NE 0x163a0c04 +128 clk cpu1 IT (27) 163a0c04 f100041f O EL3h_s : CMP x0,#1 +128 clk cpu1 R cpsr 600003cd +129 clk cpu1 IT (28) 163a0c08 54ffff0d O EL3h_s : B.LE 0x163a0be8 +130 clk cpu1 IT (29) 163a0be8 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +130 clk cpu1 MR8 163a1018:0000163a1018 00000000_80000001 +130 clk cpu1 R X1 0000000080000001 +131 clk cpu1 IT (30) 163a0bec 91000400 O EL3h_s : ADD x0,x0,#1 +131 clk cpu1 R X0 0000000000000002 +132 clk cpu1 IT (31) 163a0bf0 eb01007f O EL3h_s : CMP x3,x1 +132 clk cpu1 R cpsr 600003cd +133 clk cpu1 IS (32) 163a0bf4 54000081 O EL3h_s : B.NE 0x163a0c04 +134 clk cpu1 IT (33) 163a0bf8 f100041f O EL3h_s : CMP x0,#1 +134 clk cpu1 R cpsr 200003cd +135 clk cpu1 IS (34) 163a0bfc 540000cd O EL3h_s : B.LE 0x163a0c14 +136 clk cpu1 IT (35) 163a0c00 14000003 O EL3h_s : B 0x163a0c0c +137 clk cpu0 R cpsr 20000bcd +137 clk cpu0 R X30 00000000163A0D20 +137 clk cpu1 IT (36) 163a0c0c d503207f O EL3h_s : WFI +138 clk cpu0 IT (102) 163a0080 f81f0ffe O EL3h_s : STR x30,[sp,#-0x10]! +138 clk cpu0 MW8 163a2380:0000163a2380 00000000_163a0d20 +138 clk cpu0 R cpsr 200003cd +138 clk cpu0 R SP_EL3 00000000163A2380 +139 clk cpu0 IT (103) 163a0084 940005dd O EL3h_s : BL 0x163a17f8 +139 clk cpu0 R X30 00000000163A0088 +140 clk cpu0 IT (104) 163a17f8 d5380400 O EL3h_s : MRS x0,ID_AA64PFR0_EL1 +140 clk cpu0 R X0 1201111123111112 +141 clk cpu0 IT (105) 163a17fc d65f03c0 O EL3h_s : RET +142 clk cpu0 IT (106) 163a0088 940005f1 O EL3h_s : BL 0x163a184c +142 clk cpu0 R X30 00000000163A008C +143 clk cpu0 IT (107) 163a184c d508751f O EL3h_s : IC IALLU +143 clk cpu0 CACHE MAINTENANCE Instruction cache Invalidate All to PoU 00000000 +143 clk cpu0 R IC IALLU 00000000:00000000 +144 clk cpu0 IT (108) 163a1850 d5033f9f O EL3h_s : DSB SY +145 clk cpu0 IT (109) 163a1854 d5033fdf O EL3h_s : ISB +145 clk cpu0 R PMBIDR_EL1 00000020 +145 clk cpu0 R TRBIDR_EL1 000000000000002b +146 clk cpu0 IT (110) 163a1858 d65f03c0 O EL3h_s : RET +147 clk cpu0 IT (111) 163a008c f84107fe O EL3h_s : LDR x30,[sp],#0x10 +147 clk cpu0 MR8 163a2380:0000163a2380 00000000_163a0d20 +147 clk cpu0 R SP_EL3 00000000163A2390 +147 clk cpu0 R X30 00000000163A0D20 +148 clk cpu0 IT (112) 163a0090 14000649 O EL3h_s : B 0x163a19b4 +149 clk cpu0 IT (113) 163a19b4 d5384240 O EL3h_s : MRS x0,CURRENTEL +149 clk cpu0 R X0 000000000000000C +150 clk cpu0 IT (114) 163a19b8 92400c00 O EL3h_s : AND x0,x0,#0xf +150 clk cpu0 R X0 000000000000000C +151 clk cpu0 IT (115) 163a19bc f100301f O EL3h_s : CMP x0,#0xc +151 clk cpu0 R cpsr 600003cd +152 clk cpu0 IS (116) 163a19c0 540001e1 O EL3h_s : B.NE 0x163a19fc +153 clk cpu0 IT (117) 163a19c4 d2800000 O EL3h_s : MOV x0,#0 +153 clk cpu0 R X0 0000000000000000 +154 clk cpu0 IT (118) 163a19c8 d51ea300 O EL3h_s : MSR AMAIR_EL3,x0 +154 clk cpu0 R AMAIR_EL3 00000000:00000000 +155 clk cpu0 IT (119) 163a19cc d51ca300 O EL3h_s : MSR AMAIR_EL2,x0 +155 clk cpu0 R AMAIR_EL2 00000000:00000000 +156 clk cpu0 IT (120) 163a19d0 d518a300 O EL3h_s : MSR AMAIR_EL1,x0 +156 clk cpu0 R AMAIR_EL1 00000000:00000000 +157 clk cpu0 IT (121) 163a19d4 d51e1020 O EL3h_s : MSR ACTLR_EL3,x0 +157 clk cpu0 R ACTLR_EL3 00000000:00000000 +158 clk cpu0 IT (122) 163a19d8 d51c1020 O EL3h_s : MSR ACTLR_EL2,x0 +158 clk cpu0 R ACTLR_EL2 00000000:00000000 +159 clk cpu0 IT (123) 163a19dc d5181020 O EL3h_s : MSR ACTLR_EL1,x0 +159 clk cpu0 R ACTLR_EL1 00000000:00000000 +160 clk cpu0 IT (124) 163a19e0 d51c11e0 O EL3h_s : MSR HACR_EL2,x0 +160 clk cpu0 R HACR_EL2 00000000:00000000 +161 clk cpu0 IT (125) 163a19e4 d51e5120 O EL3h_s : MSR AFSR1_EL3,x0 +161 clk cpu0 R AFSR1_EL3 00000000:00000000 +162 clk cpu0 IT (126) 163a19e8 d51c5120 O EL3h_s : MSR AFSR1_EL2,x0 +162 clk cpu0 R AFSR1_EL2 00000000:00000000 +163 clk cpu0 IT (127) 163a19ec d5185120 O EL3h_s : MSR AFSR1_EL1,x0 +163 clk cpu0 R AFSR1_EL1 00000000:00000000 +164 clk cpu0 IT (128) 163a19f0 d51e5100 O EL3h_s : MSR AFSR0_EL3,x0 +164 clk cpu0 R AFSR0_EL3 00000000:00000000 +165 clk cpu0 IT (129) 163a19f4 d51c5100 O EL3h_s : MSR AFSR0_EL2,x0 +165 clk cpu0 R AFSR0_EL2 00000000:00000000 +166 clk cpu0 IT (130) 163a19f8 d5185100 O EL3h_s : MSR AFSR0_EL1,x0 +166 clk cpu0 R AFSR0_EL1 00000000:00000000 +167 clk cpu0 IT (131) 163a19fc f100201f O EL3h_s : CMP x0,#8 +167 clk cpu0 R cpsr 800003cd +168 clk cpu0 IT (132) 163a1a00 d2800000 O EL3h_s : MOV x0,#0 +168 clk cpu0 R X0 0000000000000000 +169 clk cpu0 IT (133) 163a1a04 54000141 O EL3h_s : B.NE 0x163a1a2c +170 clk cpu0 IT (134) 163a1a2c d518a300 O EL3h_s : MSR AMAIR_EL1,x0 +170 clk cpu0 R AMAIR_EL1 00000000:00000000 +171 clk cpu0 IT (135) 163a1a30 d5181020 O EL3h_s : MSR ACTLR_EL1,x0 +171 clk cpu0 R ACTLR_EL1 00000000:00000000 +172 clk cpu0 IT (136) 163a1a34 d5185120 O EL3h_s : MSR AFSR1_EL1,x0 +172 clk cpu0 R AFSR1_EL1 00000000:00000000 +173 clk cpu0 IT (137) 163a1a38 d5185100 O EL3h_s : MSR AFSR0_EL1,x0 +173 clk cpu0 R AFSR0_EL1 00000000:00000000 +174 clk cpu0 IT (138) 163a1a3c d5033fdf O EL3h_s : ISB +174 clk cpu0 R PMBIDR_EL1 00000020 +174 clk cpu0 R TRBIDR_EL1 000000000000002b +175 clk cpu0 IT (139) 163a1a40 d65f03c0 O EL3h_s : RET +176 clk cpu0 IT (140) 163a0d20 d2812600 O EL3h_s : MOV x0,#0x930 +176 clk cpu0 R X0 0000000000000930 +177 clk cpu0 IT (141) 163a0d24 d51e1100 O EL3h_s : MSR SCR_EL3,x0 +177 clk cpu0 R SCR_EL3 00000000:00000930 +178 clk cpu0 IT (142) 163a0d28 d2800000 O EL3h_s : MOV x0,#0 +178 clk cpu0 R X0 0000000000000000 +179 clk cpu0 IT (143) 163a0d2c d51ed040 O EL3h_s : MSR TPIDR_EL3,x0 +179 clk cpu0 R TPIDR_EL3 00000000:00000000 +180 clk cpu0 IT (144) 163a0d30 d51e6000 O EL3h_s : MSR FAR_EL3,x0 +180 clk cpu0 R FAR_EL3 00000000:00000000 +181 clk cpu0 IT (145) 163a0d34 d51e4020 O EL3h_s : MSR ELR_EL3,x0 +181 clk cpu0 R ELR_EL3 00000000:00000000 +182 clk cpu0 IT (146) 163a0d38 d51e5200 O EL3h_s : MSR ESR_EL3,x0 +182 clk cpu0 R ESR_EL3 00000000:00000000 +183 clk cpu0 IT (147) 163a0d3c d51e2000 O EL3h_s : MSR TTBR0_EL3,x0 +183 clk cpu0 R TTBR0_EL3 00000000:00000000 +184 clk cpu0 IT (148) 163a0d40 d51ea200 O EL3h_s : MSR MAIR_EL3,x0 +184 clk cpu0 R MAIR_EL3 00000000:00000000 +185 clk cpu0 IT (149) 163a0d44 d51e4000 O EL3h_s : MSR SPSR_el3,x0 +185 clk cpu0 R SPSR_EL3 00000000:00000000 +186 clk cpu0 IT (150) 163a0d48 d51e1140 O EL3h_s : MSR CPTR_EL3,x0 +186 clk cpu0 R CPTR_EL3 00000000:00000000 +187 clk cpu0 IT (151) 163a0d4c d51cd040 O EL3h_s : MSR TPIDR_EL2,x0 +187 clk cpu0 R TPIDR_EL2 00000000:00000000 +188 clk cpu0 IT (152) 163a0d50 d2865fe0 O EL3h_s : MOV x0,#0x32ff +188 clk cpu0 R X0 00000000000032FF +189 clk cpu0 IT (153) 163a0d54 d51c1140 O EL3h_s : MSR CPTR_EL2,x0 +189 clk cpu0 R CPTR_EL2 00000000:000032ff +190 clk cpu0 IT (154) 163a0d58 d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +190 clk cpu0 R X0 0000000080000000 +191 clk cpu0 IT (155) 163a0d5c d51c00a0 O EL3h_s : MSR VMPIDR_EL2,x0 +191 clk cpu0 R VMPIDR_EL2 00000000:80000000 +192 clk cpu0 IT (156) 163a0d60 d5380000 O EL3h_s : MRS x0,MIDR_EL1 +192 clk cpu0 R X0 00000000410FD0F0 +193 clk cpu0 IT (157) 163a0d64 d51c0000 O EL3h_s : MSR VPIDR_EL2,x0 +193 clk cpu0 R VPIDR_EL2 00000000:410fd0f0 +194 clk cpu0 IT (158) 163a0d68 d5033fdf O EL3h_s : ISB +194 clk cpu0 R PMBIDR_EL1 00000020 +194 clk cpu0 R TRBIDR_EL1 000000000000002b +195 clk cpu0 IT (159) 163a0d6c d2865fe0 O EL3h_s : MOV x0,#0x32ff +195 clk cpu0 R X0 00000000000032FF +196 clk cpu0 IT (160) 163a0d70 d51c1140 O EL3h_s : MSR CPTR_EL2,x0 +196 clk cpu0 R CPTR_EL2 00000000:000032ff +197 clk cpu0 IT (161) 163a0d74 d2800000 O EL3h_s : MOV x0,#0 +197 clk cpu0 R X0 0000000000000000 +198 clk cpu0 IT (162) 163a0d78 d51c1160 O EL3h_s : MSR HSTR_EL2,x0 +198 clk cpu0 R HSTR_EL2 00000000:00000000 +199 clk cpu0 IT (163) 163a0d7c d51ca200 O EL3h_s : MSR MAIR_EL2,x0 +199 clk cpu0 R MAIR_EL2 00000000:00000000 +200 clk cpu0 IT (164) 163a0d80 d51c6080 O EL3h_s : MSR HPFAR_EL2,x0 +200 clk cpu0 R HPFAR_EL2 00000000:00000000 +201 clk cpu0 IT (165) 163a0d84 d51cc000 O EL3h_s : MSR VBAR_EL2,x0 +201 clk cpu0 R VBAR_EL2 00000000:00000000 +202 clk cpu0 IT (166) 163a0d88 d51cd040 O EL3h_s : MSR TPIDR_EL2,x0 +202 clk cpu0 R TPIDR_EL2 00000000:00000000 +203 clk cpu0 IT (167) 163a0d8c d51c6000 O EL3h_s : MSR FAR_EL2,x0 +203 clk cpu0 R FAR_EL2 00000000:00000000 +204 clk cpu0 IT (168) 163a0d90 d51c4020 O EL3h_s : MSR ELR_EL2,x0 +204 clk cpu0 R ELR_EL2 00000000:00000000 +205 clk cpu0 IT (169) 163a0d94 d51c5200 O EL3h_s : MSR ESR_EL2,x0 +205 clk cpu0 R ESR_EL2 00000000:00000000 +206 clk cpu0 IT (170) 163a0d98 d51c4000 O EL3h_s : MSR SPSR_el2,x0 +206 clk cpu0 R SPSR_EL2 00000000:00000000 +207 clk cpu0 IT (171) 163a0d9c d51c11e0 O EL3h_s : MSR HACR_EL2,x0 +207 clk cpu0 R HACR_EL2 00000000:00000000 +208 clk cpu0 IT (172) 163a0da0 d51c2000 O EL3h_s : MSR VSCTLR_EL2,x0 +208 clk cpu0 R TTBR0_EL2 00000000:00000000 +209 clk cpu0 IT (173) 163a0da4 d51c2100 O EL3h_s : MSR VTTBR_EL2,x0 +209 clk cpu0 R VTTBR_EL2 00000000:00000000 +210 clk cpu0 IT (174) 163a0da8 d2b00000 O EL3h_s : MOV x0,#0x80000000 +210 clk cpu0 R X0 0000000080000000 +211 clk cpu0 IT (175) 163a0dac d51c2140 O EL3h_s : MSR VTCR_EL2,x0 +211 clk cpu0 R VTCR_EL2 00000000:80000000 +212 clk cpu0 IT (176) 163a0db0 d5033fdf O EL3h_s : ISB +212 clk cpu0 R PMBIDR_EL1 00000020 +212 clk cpu0 R TRBIDR_EL1 000000000000002b +213 clk cpu0 IT (177) 163a0db4 d2800000 O EL3h_s : MOV x0,#0 +213 clk cpu0 R X0 0000000000000000 +214 clk cpu0 IT (178) 163a0db8 d51c4320 O EL3h_s : MSR SPSR_abt,x0 +214 clk cpu0 R SPSR_ABT 00000000:00000000 +215 clk cpu0 IT (179) 163a0dbc d51c4340 O EL3h_s : MSR SPSR_und,x0 +215 clk cpu0 R SPSR_UND 00000000:00000000 +216 clk cpu0 IT (180) 163a0dc0 d51c4360 O EL3h_s : MSR SPSR_fiq,x0 +216 clk cpu0 R SPSR_FIQ 00000000:00000000 +217 clk cpu0 IT (181) 163a0dc4 d51c4300 O EL3h_s : MSR SPSR_irq,x0 +217 clk cpu0 R SPSR_IRQ 00000000:00000000 +218 clk cpu0 IT (182) 163a0dc8 d5184100 O EL3h_s : MSR SP_EL0,x0 +218 clk cpu0 R SP_EL0 00000000:00000000 +219 clk cpu0 IT (183) 163a0dcc d518a200 O EL3h_s : MSR MAIR_EL1,x0 +219 clk cpu0 R MAIR_EL1 00000000:00000000 +220 clk cpu0 IT (184) 163a0dd0 d5181040 O EL3h_s : MSR CPACR_EL1,x0 +220 clk cpu0 R CPACR_EL1 00000000:00000000 +221 clk cpu0 IT (185) 163a0dd4 d518c000 O EL3h_s : MSR VBAR_EL1,x0 +221 clk cpu0 R VBAR_EL1 00000000:00000000 +222 clk cpu0 IT (186) 163a0dd8 d518d080 O EL3h_s : MSR TPIDR_EL1,x0 +222 clk cpu0 R TPIDR_EL1 00000000:00000000 +223 clk cpu0 IT (187) 163a0ddc d5186000 O EL3h_s : MSR FAR_EL1,x0 +223 clk cpu0 R FAR_EL1 00000000:00000000 +224 clk cpu0 IT (188) 163a0de0 d5184020 O EL3h_s : MSR ELR_EL1,x0 +224 clk cpu0 R ELR_EL1 00000000:00000000 +225 clk cpu0 IT (189) 163a0de4 d5184000 O EL3h_s : MSR SPSR_el1,x0 +225 clk cpu0 R SPSR_EL1 00000000:00000000 +226 clk cpu0 IT (190) 163a0de8 d5182000 O EL3h_s : MSR TTBR0_EL1,x0 +226 clk cpu0 R TTBR0_EL1 00000000:00000000 +227 clk cpu0 IT (191) 163a0dec d5182020 O EL3h_s : MSR TTBR1_EL1,x0 +227 clk cpu0 R TTBR1_EL1 00000000:00000000 +228 clk cpu0 IT (192) 163a0df0 d51bd040 O EL3h_s : MSR TPIDR_EL0,x0 +228 clk cpu0 R TPIDR_EL0 00000000:00000000 +229 clk cpu0 IT (193) 163a0df4 d5033fdf O EL3h_s : ISB +229 clk cpu0 R PMBIDR_EL1 00000020 +229 clk cpu0 R TRBIDR_EL1 000000000000002b +230 clk cpu0 IT (194) 163a0df8 d2800000 O EL3h_s : MOV x0,#0 +230 clk cpu0 R X0 0000000000000000 +231 clk cpu0 IT (195) 163a0dfc d51e4100 O EL3h_s : MSR SP_EL2,x0 +231 clk cpu0 R SP_EL2 00000000:00000000 +232 clk cpu0 IT (196) 163a0e00 d2800000 O EL3h_s : MOV x0,#0 +232 clk cpu0 R X0 0000000000000000 +233 clk cpu0 IT (197) 163a0e04 d51c4100 O EL3h_s : MSR SP_EL1,x0 +233 clk cpu0 R SP_EL1 00000000:00000000 +234 clk cpu0 IT (198) 163a0e08 100012c0 O EL3h_s : ADR x0,0x163a1060 +234 clk cpu0 R X0 00000000163A1060 +235 clk cpu0 IT (199) 163a0e0c f9400000 O EL3h_s : LDR x0,[x0,#0] +235 clk cpu0 MR8 163a1060:0000163a1060 00000000_163a0000 +235 clk cpu0 R X0 00000000163A0000 +236 clk cpu0 IT (200) 163a0e10 d63f0000 O EL3h_s : BLR x0 +236 clk cpu0 R cpsr 80000bcd +236 clk cpu0 R X30 00000000163A0E14 +237 clk cpu0 IT (201) 163a0000 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +237 clk cpu0 MW8 163a2370:0000163a2370 00000000_00000000 +237 clk cpu0 R cpsr 800003cd +237 clk cpu0 R SP_EL3 00000000163A2370 +238 clk cpu0 IT (202) 163a0004 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +238 clk cpu0 MW8 163a2380:0000163a2380 00000000_00000000 +238 clk cpu0 MW8 163a2388:0000163a2388 00000000_163a0e14 +239 clk cpu0 IT (203) 163a0008 940005fc O EL3h_s : BL 0x163a17f8 +239 clk cpu0 R X30 00000000163A000C +240 clk cpu0 IT (204) 163a17f8 d5380400 O EL3h_s : MRS x0,ID_AA64PFR0_EL1 +240 clk cpu0 R X0 1201111123111112 +241 clk cpu0 IT (205) 163a17fc d65f03c0 O EL3h_s : RET +242 clk cpu0 IT (206) 163a000c aa0003f3 O EL3h_s : MOV x19,x0 +242 clk cpu0 R X19 1201111123111112 +243 clk cpu0 IT (207) 163a0010 f274041f O EL3h_s : TST x0,#0x3000 +243 clk cpu0 R cpsr 000003cd +244 clk cpu0 IS (208) 163a0014 540000a0 O EL3h_s : B.EQ 0x163a0028 +245 clk cpu0 IT (209) 163a0018 b0000000 O EL3h_s : ADRP x0,0x163a1018 +245 clk cpu0 R X0 00000000163A1000 +246 clk cpu0 IT (210) 163a001c 912cc000 O EL3h_s : ADD x0,x0,#0xb30 +246 clk cpu0 R X0 00000000163A1B30 +247 clk cpu0 IT (211) 163a0020 52800061 O EL3h_s : MOV w1,#3 +247 clk cpu0 R X1 0000000000000003 +248 clk cpu0 IT (212) 163a0024 9400001c O EL3h_s : BL 0x163a0094 +248 clk cpu0 R X30 00000000163A0028 +249 clk cpu0 IT (213) 163a0094 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +249 clk cpu0 MW8 163a2350:0000163a2350 00000000_00000000 +249 clk cpu0 R SP_EL3 00000000163A2350 +250 clk cpu0 IT (214) 163a0098 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +250 clk cpu0 MW8 163a2360:0000163a2360 12011111_23111112 +250 clk cpu0 MW8 163a2368:0000163a2368 00000000_163a0028 +251 clk cpu0 IS (215) 163a009c 34000301 O EL3h_s : CBZ w1,0x163a00fc +252 clk cpu0 IT (216) 163a00a0 2a0103f3 O EL3h_s : MOV w19,w1 +252 clk cpu0 R X19 0000000000000003 +253 clk cpu0 IT (217) 163a00a4 91004014 O EL3h_s : ADD x20,x0,#0x10 +253 clk cpu0 R X20 00000000163A1B40 +254 clk cpu0 IT (218) 163a00a8 f9400288 O EL3h_s : LDR x8,[x20,#0] +254 clk cpu0 MR8 163a1b40:0000163a1b40 00000000_163a17c8 +254 clk cpu0 R X8 00000000163A17C8 +255 clk cpu0 IT (219) 163a00ac b50000e8 O EL3h_s : CBNZ x8,0x163a00c8 +256 clk cpu0 IT (220) 163a00c8 d63f0100 O EL3h_s : BLR x8 +256 clk cpu0 R cpsr 00000bcd +256 clk cpu0 R X30 00000000163A00CC +257 clk cpu0 IT (221) 163a17c8 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +257 clk cpu0 R cpsr 000003cd +257 clk cpu0 R X0 0000000000000D30 +258 clk cpu0 IT (222) 163a17cc d65f03c0 O EL3h_s : RET +259 clk cpu0 IT (223) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +259 clk cpu0 MR8 163a1b48:0000163a1b48 00000000_163a17bc +259 clk cpu0 R X8 00000000163A17BC +260 clk cpu0 IT (224) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +261 clk cpu0 IT (225) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +261 clk cpu0 MR8 163a1b30:0000163a1b30 00000000_00000000 +261 clk cpu0 MR8 163a1b38:0000163a1b38 00000000_00000030 +261 clk cpu0 R X9 0000000000000000 +261 clk cpu0 R X10 0000000000000030 +262 clk cpu0 IT (226) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +262 clk cpu0 R X10 0000000000000030 +263 clk cpu0 IT (227) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +263 clk cpu0 R X9 0000000000000000 +264 clk cpu0 IT (228) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +264 clk cpu0 R X0 0000000000000030 +265 clk cpu0 IT (229) 163a00f4 d63f0100 O EL3h_s : BLR x8 +265 clk cpu0 R cpsr 00000bcd +265 clk cpu0 R X30 00000000163A00F8 +266 clk cpu0 IT (230) 163a17bc d51e1100 O EL3h_s : MSR SCR_EL3,x0 +266 clk cpu0 R cpsr 000003cd +266 clk cpu0 R SCR_EL3 00000000:00000030 +267 clk cpu0 IT (231) 163a17c0 d5033fdf O EL3h_s : ISB +267 clk cpu0 R PMBIDR_EL1 00000020 +267 clk cpu0 R TRBIDR_EL1 000000000000002b +268 clk cpu0 IT (232) 163a17c4 d65f03c0 O EL3h_s : RET +269 clk cpu0 IT (233) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +270 clk cpu0 IT (234) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +270 clk cpu0 R cpsr 200003cd +270 clk cpu0 R X19 0000000000000002 +271 clk cpu0 IT (235) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +271 clk cpu0 R X20 00000000163A1B60 +272 clk cpu0 IS (236) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +273 clk cpu0 IT (237) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +273 clk cpu0 MR8 163a1b60:0000163a1b60 00000000_163a17dc +273 clk cpu0 R X8 00000000163A17DC +274 clk cpu0 IS (238) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +275 clk cpu0 IT (239) 163a00c8 d63f0100 O EL3h_s : BLR x8 +275 clk cpu0 R cpsr 20000bcd +275 clk cpu0 R X30 00000000163A00CC +276 clk cpu0 IT (240) 163a17dc d53e1140 O EL3h_s : MRS x0,CPTR_EL3 +276 clk cpu0 R cpsr 200003cd +276 clk cpu0 R X0 0000000000000000 +277 clk cpu0 IT (241) 163a17e0 d65f03c0 O EL3h_s : RET +278 clk cpu0 IT (242) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +278 clk cpu0 MR8 163a1b68:0000163a1b68 00000000_163a17d0 +278 clk cpu0 R X8 00000000163A17D0 +279 clk cpu0 IT (243) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +280 clk cpu0 IT (244) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +280 clk cpu0 MR8 163a1b50:0000163a1b50 00000000_00000000 +280 clk cpu0 MR8 163a1b58:0000163a1b58 00000000_00000000 +280 clk cpu0 R X9 0000000000000000 +280 clk cpu0 R X10 0000000000000000 +281 clk cpu0 IT (245) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +281 clk cpu0 R X10 0000000000000000 +282 clk cpu0 IT (246) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +282 clk cpu0 R X9 0000000000000000 +283 clk cpu0 IT (247) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +283 clk cpu0 R X0 0000000000000000 +284 clk cpu0 IT (248) 163a00f4 d63f0100 O EL3h_s : BLR x8 +284 clk cpu0 R cpsr 20000bcd +284 clk cpu0 R X30 00000000163A00F8 +285 clk cpu0 IT (249) 163a17d0 d51e1140 O EL3h_s : MSR CPTR_EL3,x0 +285 clk cpu0 R cpsr 200003cd +285 clk cpu0 R CPTR_EL3 00000000:00000000 +286 clk cpu0 IT (250) 163a17d4 d5033fdf O EL3h_s : ISB +286 clk cpu0 R PMBIDR_EL1 00000020 +286 clk cpu0 R TRBIDR_EL1 000000000000002b +287 clk cpu0 IT (251) 163a17d8 d65f03c0 O EL3h_s : RET +288 clk cpu0 IT (252) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +289 clk cpu0 IT (253) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +289 clk cpu0 R cpsr 200003cd +289 clk cpu0 R X19 0000000000000001 +290 clk cpu0 IT (254) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +290 clk cpu0 R X20 00000000163A1B80 +291 clk cpu0 IS (255) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +292 clk cpu0 IT (256) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +292 clk cpu0 MR8 163a1b80:0000163a1b80 00000000_163a17f0 +292 clk cpu0 R X8 00000000163A17F0 +293 clk cpu0 IS (257) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +294 clk cpu0 IT (258) 163a00c8 d63f0100 O EL3h_s : BLR x8 +294 clk cpu0 R cpsr 20000bcd +294 clk cpu0 R X30 00000000163A00CC +295 clk cpu0 IT (259) 163a17f0 d53e1000 O EL3h_s : MRS x0,SCTLR_EL3 +295 clk cpu0 R cpsr 200003cd +295 clk cpu0 R X0 0000000030C5083A +296 clk cpu0 IT (260) 163a17f4 d65f03c0 O EL3h_s : RET +297 clk cpu0 IT (261) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +297 clk cpu0 MR8 163a1b88:0000163a1b88 00000000_163a17e4 +297 clk cpu0 R X8 00000000163A17E4 +298 clk cpu0 IT (262) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +299 clk cpu0 IT (263) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +299 clk cpu0 MR8 163a1b70:0000163a1b70 00000000_02001005 +299 clk cpu0 MR8 163a1b78:0000163a1b78 00000000_30c50830 +299 clk cpu0 R X9 0000000002001005 +299 clk cpu0 R X10 0000000030C50830 +300 clk cpu0 IT (264) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +300 clk cpu0 R X10 0000000030C50830 +301 clk cpu0 IT (265) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +301 clk cpu0 R X9 0000000000000000 +302 clk cpu0 IT (266) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +302 clk cpu0 R X0 0000000030C50830 +303 clk cpu0 IT (267) 163a00f4 d63f0100 O EL3h_s : BLR x8 +303 clk cpu0 R cpsr 20000bcd +303 clk cpu0 R X30 00000000163A00F8 +304 clk cpu0 IT (268) 163a17e4 d51e1000 O EL3h_s : MSR SCTLR_EL3,x0 +304 clk cpu0 R cpsr 200003cd +304 clk cpu0 R SCTLR_EL3 00000000:30c50830 +305 clk cpu0 IT (269) 163a17e8 d5033fdf O EL3h_s : ISB +305 clk cpu0 R PMBIDR_EL1 00000020 +305 clk cpu0 R TRBIDR_EL1 000000000000002b +306 clk cpu0 IT (270) 163a17ec d65f03c0 O EL3h_s : RET +307 clk cpu0 IT (271) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +308 clk cpu0 IT (272) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +308 clk cpu0 R cpsr 600003cd +308 clk cpu0 R X19 0000000000000000 +309 clk cpu0 IT (273) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +309 clk cpu0 R X20 00000000163A1BA0 +310 clk cpu0 IT (274) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +311 clk cpu0 IT (275) 163a00fc a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +311 clk cpu0 MR8 163a2360:0000163a2360 12011111_23111112 +311 clk cpu0 MR8 163a2368:0000163a2368 00000000_163a0028 +311 clk cpu0 R X19 1201111123111112 +311 clk cpu0 R X30 00000000163A0028 +312 clk cpu0 IT (276) 163a0100 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +312 clk cpu0 MR8 163a2350:0000163a2350 00000000_00000000 +312 clk cpu0 R SP_EL3 00000000163A2370 +312 clk cpu0 R X20 0000000000000000 +313 clk cpu0 IT (277) 163a0104 d65f03c0 O EL3h_s : RET +314 clk cpu0 IT (278) 163a0028 f2780674 O EL3h_s : ANDS x20,x19,#0x300 +314 clk cpu0 R cpsr 000003cd +314 clk cpu0 R X20 0000000000000100 +315 clk cpu0 IS (279) 163a002c 540000a0 O EL3h_s : B.EQ 0x163a0040 +316 clk cpu0 IT (280) 163a0030 b0000000 O EL3h_s : ADRP x0,0x163a1030 +316 clk cpu0 R X0 00000000163A1000 +317 clk cpu0 IT (281) 163a0034 912ac000 O EL3h_s : ADD x0,x0,#0xab0 +317 clk cpu0 R X0 00000000163A1AB0 +318 clk cpu0 IT (282) 163a0038 52800081 O EL3h_s : MOV w1,#4 +318 clk cpu0 R X1 0000000000000004 +319 clk cpu0 IT (283) 163a003c 94000016 O EL3h_s : BL 0x163a0094 +319 clk cpu0 R X30 00000000163A0040 +320 clk cpu0 IT (284) 163a0094 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +320 clk cpu0 MW8 163a2350:0000163a2350 00000000_00000100 +320 clk cpu0 R SP_EL3 00000000163A2350 +321 clk cpu0 IT (285) 163a0098 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +321 clk cpu0 MW8 163a2360:0000163a2360 12011111_23111112 +321 clk cpu0 MW8 163a2368:0000163a2368 00000000_163a0040 +322 clk cpu0 IS (286) 163a009c 34000301 O EL3h_s : CBZ w1,0x163a00fc +323 clk cpu0 IT (287) 163a00a0 2a0103f3 O EL3h_s : MOV w19,w1 +323 clk cpu0 R X19 0000000000000004 +324 clk cpu0 IT (288) 163a00a4 91004014 O EL3h_s : ADD x20,x0,#0x10 +324 clk cpu0 R X20 00000000163A1AC0 +325 clk cpu0 IT (289) 163a00a8 f9400288 O EL3h_s : LDR x8,[x20,#0] +325 clk cpu0 MR8 163a1ac0:0000163a1ac0 00000000_163a1638 +325 clk cpu0 R X8 00000000163A1638 +326 clk cpu0 IT (290) 163a00ac b50000e8 O EL3h_s : CBNZ x8,0x163a00c8 +327 clk cpu0 IT (291) 163a00c8 d63f0100 O EL3h_s : BLR x8 +327 clk cpu0 R cpsr 00000bcd +327 clk cpu0 R X30 00000000163A00CC +328 clk cpu0 IT (292) 163a1638 d53c1000 O EL3h_s : MRS x0,SCTLR_EL2 +328 clk cpu0 R cpsr 000003cd +328 clk cpu0 R X0 0000000030C5083A +329 clk cpu0 IT (293) 163a163c d65f03c0 O EL3h_s : RET +330 clk cpu0 IT (294) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +330 clk cpu0 MR8 163a1ac8:0000163a1ac8 00000000_163a162c +330 clk cpu0 R X8 00000000163A162C +331 clk cpu0 IT (295) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +332 clk cpu0 IT (296) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +332 clk cpu0 MR8 163a1ab0:0000163a1ab0 00000000_02001005 +332 clk cpu0 MR8 163a1ab8:0000163a1ab8 00000000_30c50830 +332 clk cpu0 R X9 0000000002001005 +332 clk cpu0 R X10 0000000030C50830 +333 clk cpu0 IT (297) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +333 clk cpu0 R X10 0000000030C50830 +334 clk cpu0 IT (298) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +334 clk cpu0 R X9 0000000000000000 +335 clk cpu0 IT (299) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +335 clk cpu0 R X0 0000000030C50830 +336 clk cpu0 IT (300) 163a00f4 d63f0100 O EL3h_s : BLR x8 +336 clk cpu0 R cpsr 00000bcd +336 clk cpu0 R X30 00000000163A00F8 +337 clk cpu0 IT (301) 163a162c d51c1000 O EL3h_s : MSR SCTLR_EL2,x0 +337 clk cpu0 R cpsr 000003cd +337 clk cpu0 R SCTLR_EL2 00000000:30c50830 +338 clk cpu0 IT (302) 163a1630 d5033fdf O EL3h_s : ISB +338 clk cpu0 R PMBIDR_EL1 00000020 +338 clk cpu0 R TRBIDR_EL1 000000000000002b +339 clk cpu0 IT (303) 163a1634 d65f03c0 O EL3h_s : RET +340 clk cpu0 IT (304) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +341 clk cpu0 IT (305) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +341 clk cpu0 R cpsr 200003cd +341 clk cpu0 R X19 0000000000000003 +342 clk cpu0 IT (306) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +342 clk cpu0 R X20 00000000163A1AE0 +343 clk cpu0 IS (307) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +344 clk cpu0 IT (308) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +344 clk cpu0 MR8 163a1ae0:0000163a1ae0 00000000_163a1674 +344 clk cpu0 R X8 00000000163A1674 +345 clk cpu0 IS (309) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +346 clk cpu0 IT (310) 163a00c8 d63f0100 O EL3h_s : BLR x8 +346 clk cpu0 R cpsr 20000bcd +346 clk cpu0 R X30 00000000163A00CC +347 clk cpu0 IT (311) 163a1674 d53c11e0 O EL3h_s : MRS x0,HACR_EL2 +347 clk cpu0 R cpsr 200003cd +347 clk cpu0 R X0 0000000000000000 +348 clk cpu0 IT (312) 163a1678 d65f03c0 O EL3h_s : RET +349 clk cpu0 IT (313) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +349 clk cpu0 MR8 163a1ae8:0000163a1ae8 00000000_163a1668 +349 clk cpu0 R X8 00000000163A1668 +350 clk cpu0 IT (314) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +351 clk cpu0 IT (315) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +351 clk cpu0 MR8 163a1ad0:0000163a1ad0 00000000_00000000 +351 clk cpu0 MR8 163a1ad8:0000163a1ad8 00000000_00000000 +351 clk cpu0 R X9 0000000000000000 +351 clk cpu0 R X10 0000000000000000 +352 clk cpu0 IT (316) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +352 clk cpu0 R X10 0000000000000000 +353 clk cpu0 IT (317) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +353 clk cpu0 R X9 0000000000000000 +354 clk cpu0 IT (318) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +354 clk cpu0 R X0 0000000000000000 +355 clk cpu0 IT (319) 163a00f4 d63f0100 O EL3h_s : BLR x8 +355 clk cpu0 R cpsr 20000bcd +355 clk cpu0 R X30 00000000163A00F8 +356 clk cpu0 IT (320) 163a1668 d51c11e0 O EL3h_s : MSR HACR_EL2,x0 +356 clk cpu0 R cpsr 200003cd +356 clk cpu0 R HACR_EL2 00000000:00000000 +357 clk cpu0 IT (321) 163a166c d5033fdf O EL3h_s : ISB +357 clk cpu0 R PMBIDR_EL1 00000020 +357 clk cpu0 R TRBIDR_EL1 000000000000002b +358 clk cpu0 IT (322) 163a1670 d65f03c0 O EL3h_s : RET +359 clk cpu0 IT (323) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +360 clk cpu0 IT (324) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +360 clk cpu0 R cpsr 200003cd +360 clk cpu0 R X19 0000000000000002 +361 clk cpu0 IT (325) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +361 clk cpu0 R X20 00000000163A1B00 +362 clk cpu0 IS (326) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +363 clk cpu0 IT (327) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +363 clk cpu0 MR8 163a1b00:0000163a1b00 00000000_163a1688 +363 clk cpu0 R X8 00000000163A1688 +364 clk cpu0 IS (328) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +365 clk cpu0 IT (329) 163a00c8 d63f0100 O EL3h_s : BLR x8 +365 clk cpu0 R cpsr 20000bcd +365 clk cpu0 R X30 00000000163A00CC +366 clk cpu0 IT (330) 163a1688 d53c1140 O EL3h_s : MRS x0,CPTR_EL2 +366 clk cpu0 R cpsr 200003cd +366 clk cpu0 R X0 00000000000032FF +367 clk cpu0 IT (331) 163a168c d65f03c0 O EL3h_s : RET +368 clk cpu0 IT (332) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +368 clk cpu0 MR8 163a1b08:0000163a1b08 00000000_163a167c +368 clk cpu0 R X8 00000000163A167C +369 clk cpu0 IT (333) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +370 clk cpu0 IT (334) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +370 clk cpu0 MR8 163a1af0:0000163a1af0 00000000_00000000 +370 clk cpu0 MR8 163a1af8:0000163a1af8 00000000_000033ff +370 clk cpu0 R X9 0000000000000000 +370 clk cpu0 R X10 00000000000033FF +371 clk cpu0 IT (335) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +371 clk cpu0 R X10 00000000000033FF +372 clk cpu0 IT (336) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +372 clk cpu0 R X9 0000000000000000 +373 clk cpu0 IT (337) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +373 clk cpu0 R X0 00000000000033FF +374 clk cpu0 IT (338) 163a00f4 d63f0100 O EL3h_s : BLR x8 +374 clk cpu0 R cpsr 20000bcd +374 clk cpu0 R X30 00000000163A00F8 +375 clk cpu0 IT (339) 163a167c d51c1140 O EL3h_s : MSR CPTR_EL2,x0 +375 clk cpu0 R cpsr 200003cd +375 clk cpu0 R CPTR_EL2 00000000:000033ff +376 clk cpu0 IT (340) 163a1680 d5033fdf O EL3h_s : ISB +376 clk cpu0 R PMBIDR_EL1 00000020 +376 clk cpu0 R TRBIDR_EL1 000000000000002b +377 clk cpu0 IT (341) 163a1684 d65f03c0 O EL3h_s : RET +378 clk cpu0 IT (342) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +379 clk cpu0 IT (343) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +379 clk cpu0 R cpsr 200003cd +379 clk cpu0 R X19 0000000000000001 +380 clk cpu0 IT (344) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +380 clk cpu0 R X20 00000000163A1B20 +381 clk cpu0 IS (345) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +382 clk cpu0 IT (346) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +382 clk cpu0 MR8 163a1b20:0000163a1b20 00000000_163a169c +382 clk cpu0 R X8 00000000163A169C +383 clk cpu0 IS (347) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +384 clk cpu0 IT (348) 163a00c8 d63f0100 O EL3h_s : BLR x8 +384 clk cpu0 R cpsr 20000bcd +384 clk cpu0 R X30 00000000163A00CC +385 clk cpu0 IT (349) 163a169c d53c1160 O EL3h_s : MRS x0,HSTR_EL2 +385 clk cpu0 R cpsr 200003cd +385 clk cpu0 R X0 0000000000000000 +386 clk cpu0 IT (350) 163a16a0 d65f03c0 O EL3h_s : RET +387 clk cpu0 IT (351) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +387 clk cpu0 MR8 163a1b28:0000163a1b28 00000000_163a1690 +387 clk cpu0 R X8 00000000163A1690 +388 clk cpu0 IT (352) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +389 clk cpu0 IT (353) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +389 clk cpu0 MR8 163a1b10:0000163a1b10 00000000_00000000 +389 clk cpu0 MR8 163a1b18:0000163a1b18 00000000_00000000 +389 clk cpu0 R X9 0000000000000000 +389 clk cpu0 R X10 0000000000000000 +390 clk cpu0 IT (354) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +390 clk cpu0 R X10 0000000000000000 +391 clk cpu0 IT (355) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +391 clk cpu0 R X9 0000000000000000 +392 clk cpu0 IT (356) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +392 clk cpu0 R X0 0000000000000000 +393 clk cpu0 IT (357) 163a00f4 d63f0100 O EL3h_s : BLR x8 +393 clk cpu0 R cpsr 20000bcd +393 clk cpu0 R X30 00000000163A00F8 +394 clk cpu0 IT (358) 163a1690 d51c1160 O EL3h_s : MSR HSTR_EL2,x0 +394 clk cpu0 R cpsr 200003cd +394 clk cpu0 R HSTR_EL2 00000000:00000000 +395 clk cpu0 IT (359) 163a1694 d5033fdf O EL3h_s : ISB +395 clk cpu0 R PMBIDR_EL1 00000020 +395 clk cpu0 R TRBIDR_EL1 000000000000002b +396 clk cpu0 IT (360) 163a1698 d65f03c0 O EL3h_s : RET +397 clk cpu0 IT (361) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +398 clk cpu0 IT (362) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +398 clk cpu0 R cpsr 600003cd +398 clk cpu0 R X19 0000000000000000 +399 clk cpu0 IT (363) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +399 clk cpu0 R X20 00000000163A1B40 +400 clk cpu0 IT (364) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +401 clk cpu0 IT (365) 163a00fc a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +401 clk cpu0 MR8 163a2360:0000163a2360 12011111_23111112 +401 clk cpu0 MR8 163a2368:0000163a2368 00000000_163a0040 +401 clk cpu0 R X19 1201111123111112 +401 clk cpu0 R X30 00000000163A0040 +402 clk cpu0 IT (366) 163a0100 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +402 clk cpu0 MR8 163a2350:0000163a2350 00000000_00000100 +402 clk cpu0 R SP_EL3 00000000163A2370 +402 clk cpu0 R X20 0000000000000100 +403 clk cpu0 IT (367) 163a0104 d65f03c0 O EL3h_s : RET +404 clk cpu0 IT (368) 163a0040 f27c067f O EL3h_s : TST x19,#0x30 +404 clk cpu0 R cpsr 000003cd +405 clk cpu0 IS (369) 163a0044 540000a0 O EL3h_s : B.EQ 0x163a0058 +406 clk cpu0 IT (370) 163a0048 b0000000 O EL3h_s : ADRP x0,0x163a1048 +406 clk cpu0 R X0 00000000163A1000 +407 clk cpu0 IT (371) 163a004c 9129c000 O EL3h_s : ADD x0,x0,#0xa70 +407 clk cpu0 R X0 00000000163A1A70 +408 clk cpu0 IT (372) 163a0050 52800041 O EL3h_s : MOV w1,#2 +408 clk cpu0 R X1 0000000000000002 +409 clk cpu0 IT (373) 163a0054 94000010 O EL3h_s : BL 0x163a0094 +409 clk cpu0 R X30 00000000163A0058 +410 clk cpu0 IT (374) 163a0094 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +410 clk cpu0 MW8 163a2350:0000163a2350 00000000_00000100 +410 clk cpu0 R SP_EL3 00000000163A2350 +411 clk cpu0 IT (375) 163a0098 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +411 clk cpu0 MW8 163a2360:0000163a2360 12011111_23111112 +411 clk cpu0 MW8 163a2368:0000163a2368 00000000_163a0058 +412 clk cpu0 IS (376) 163a009c 34000301 O EL3h_s : CBZ w1,0x163a00fc +413 clk cpu0 IT (377) 163a00a0 2a0103f3 O EL3h_s : MOV w19,w1 +413 clk cpu0 R X19 0000000000000002 +414 clk cpu0 IT (378) 163a00a4 91004014 O EL3h_s : ADD x20,x0,#0x10 +414 clk cpu0 R X20 00000000163A1A80 +415 clk cpu0 IT (379) 163a00a8 f9400288 O EL3h_s : LDR x8,[x20,#0] +415 clk cpu0 MR8 163a1a80:0000163a1a80 00000000_163a155c +415 clk cpu0 R X8 00000000163A155C +416 clk cpu0 IT (380) 163a00ac b50000e8 O EL3h_s : CBNZ x8,0x163a00c8 +417 clk cpu0 IT (381) 163a00c8 d63f0100 O EL3h_s : BLR x8 +417 clk cpu0 R cpsr 00000bcd +417 clk cpu0 R X30 00000000163A00CC +418 clk cpu0 IT (382) 163a155c d538a300 O EL3h_s : MRS x0,AMAIR_EL1 +418 clk cpu0 R cpsr 000003cd +418 clk cpu0 R X0 0000000000000000 +419 clk cpu0 IT (383) 163a1560 d65f03c0 O EL3h_s : RET +420 clk cpu0 IT (384) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +420 clk cpu0 MR8 163a1a88:0000163a1a88 00000000_163a1550 +420 clk cpu0 R X8 00000000163A1550 +421 clk cpu0 IT (385) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +422 clk cpu0 IT (386) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +422 clk cpu0 MR8 163a1a70:0000163a1a70 00000000_00000000 +422 clk cpu0 MR8 163a1a78:0000163a1a78 00000000_00000000 +422 clk cpu0 R X9 0000000000000000 +422 clk cpu0 R X10 0000000000000000 +423 clk cpu0 IT (387) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +423 clk cpu0 R X10 0000000000000000 +424 clk cpu0 IT (388) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +424 clk cpu0 R X9 0000000000000000 +425 clk cpu0 IT (389) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +425 clk cpu0 R X0 0000000000000000 +426 clk cpu0 IT (390) 163a00f4 d63f0100 O EL3h_s : BLR x8 +426 clk cpu0 R cpsr 00000bcd +426 clk cpu0 R X30 00000000163A00F8 +427 clk cpu0 IT (391) 163a1550 d518a300 O EL3h_s : MSR AMAIR_EL1,x0 +427 clk cpu0 R cpsr 000003cd +427 clk cpu0 R AMAIR_EL1 00000000:00000000 +428 clk cpu0 IT (392) 163a1554 d5033fdf O EL3h_s : ISB +428 clk cpu0 R PMBIDR_EL1 00000020 +428 clk cpu0 R TRBIDR_EL1 000000000000002b +429 clk cpu0 IT (393) 163a1558 d65f03c0 O EL3h_s : RET +430 clk cpu0 IT (394) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +431 clk cpu0 IT (395) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +431 clk cpu0 R cpsr 200003cd +431 clk cpu0 R X19 0000000000000001 +432 clk cpu0 IT (396) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +432 clk cpu0 R X20 00000000163A1AA0 +433 clk cpu0 IS (397) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +434 clk cpu0 IT (398) 163a00c0 f9400288 O EL3h_s : LDR x8,[x20,#0] +434 clk cpu0 MR8 163a1aa0:0000163a1aa0 00000000_163a159c +434 clk cpu0 R X8 00000000163A159C +435 clk cpu0 IS (399) 163a00c4 b40000a8 O EL3h_s : CBZ x8,0x163a00d8 +436 clk cpu0 IT (400) 163a00c8 d63f0100 O EL3h_s : BLR x8 +436 clk cpu0 R cpsr 20000bcd +436 clk cpu0 R X30 00000000163A00CC +437 clk cpu0 IT (401) 163a159c d5381000 O EL3h_s : MRS x0,SCTLR_EL1 +437 clk cpu0 R cpsr 200003cd +437 clk cpu0 R X0 0000000030C5083A +438 clk cpu0 IT (402) 163a15a0 d65f03c0 O EL3h_s : RET +439 clk cpu0 IT (403) 163a00cc f9400688 O EL3h_s : LDR x8,[x20,#8] +439 clk cpu0 MR8 163a1aa8:0000163a1aa8 00000000_163a1590 +439 clk cpu0 R X8 00000000163A1590 +440 clk cpu0 IT (404) 163a00d0 b50000a8 O EL3h_s : CBNZ x8,0x163a00e4 +441 clk cpu0 IT (405) 163a00e4 a97f2a89 O EL3h_s : LDP x9,x10,[x20,#-0x10] +441 clk cpu0 MR8 163a1a90:0000163a1a90 00000000_02001005 +441 clk cpu0 MR8 163a1a98:0000163a1a98 00000000_00c50800 +441 clk cpu0 R X9 0000000002001005 +441 clk cpu0 R X10 0000000000C50800 +442 clk cpu0 IT (406) 163a00e8 8a29014a O EL3h_s : BIC x10,x10,x9 +442 clk cpu0 R X10 0000000000C50800 +443 clk cpu0 IT (407) 163a00ec 8a000129 O EL3h_s : AND x9,x9,x0 +443 clk cpu0 R X9 0000000000000000 +444 clk cpu0 IT (408) 163a00f0 aa090140 O EL3h_s : ORR x0,x10,x9 +444 clk cpu0 R X0 0000000000C50800 +445 clk cpu0 IT (409) 163a00f4 d63f0100 O EL3h_s : BLR x8 +445 clk cpu0 R cpsr 20000bcd +445 clk cpu0 R X30 00000000163A00F8 +446 clk cpu0 IT (410) 163a1590 d5181000 O EL3h_s : MSR SCTLR_EL1,x0 +446 clk cpu0 R cpsr 200003cd +446 clk cpu0 R SCTLR_EL1 00000000:00c50800 +447 clk cpu0 IT (411) 163a1594 d5033fdf O EL3h_s : ISB +447 clk cpu0 R PMBIDR_EL1 00000020 +447 clk cpu0 R TRBIDR_EL1 000000000000002b +448 clk cpu0 IT (412) 163a1598 d65f03c0 O EL3h_s : RET +449 clk cpu0 IT (413) 163a00f8 17ffffef O EL3h_s : B 0x163a00b4 +450 clk cpu0 IT (414) 163a00b4 f1000673 O EL3h_s : SUBS x19,x19,#1 +450 clk cpu0 R cpsr 600003cd +450 clk cpu0 R X19 0000000000000000 +451 clk cpu0 IT (415) 163a00b8 91008294 O EL3h_s : ADD x20,x20,#0x20 +451 clk cpu0 R X20 00000000163A1AC0 +452 clk cpu0 IT (416) 163a00bc 54000200 O EL3h_s : B.EQ 0x163a00fc +453 clk cpu0 IT (417) 163a00fc a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +453 clk cpu0 MR8 163a2360:0000163a2360 12011111_23111112 +453 clk cpu0 MR8 163a2368:0000163a2368 00000000_163a0058 +453 clk cpu0 R X19 1201111123111112 +453 clk cpu0 R X30 00000000163A0058 +454 clk cpu0 IT (418) 163a0100 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +454 clk cpu0 MR8 163a2350:0000163a2350 00000000_00000100 +454 clk cpu0 R SP_EL3 00000000163A2370 +454 clk cpu0 R X20 0000000000000100 +455 clk cpu0 IT (419) 163a0104 d65f03c0 O EL3h_s : RET +456 clk cpu0 IS (420) 163a0058 b40000f4 O EL3h_s : CBZ x20,0x163a0074 +457 clk cpu0 IT (421) 163a005c 94000561 O EL3h_s : BL 0x163a15e0 +457 clk cpu0 R X30 00000000163A0060 +458 clk cpu0 IT (422) 163a15e0 d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +458 clk cpu0 R X0 0000000080000000 +459 clk cpu0 IT (423) 163a15e4 d65f03c0 O EL3h_s : RET +460 clk cpu0 IT (424) 163a0060 94000596 O EL3h_s : BL 0x163a16b8 +460 clk cpu0 R X30 00000000163A0064 +461 clk cpu0 IT (425) 163a16b8 d51c00a0 O EL3h_s : MSR VMPIDR_EL2,x0 +461 clk cpu0 R VMPIDR_EL2 00000000:80000000 +462 clk cpu0 IT (426) 163a16bc d5033fdf O EL3h_s : ISB +462 clk cpu0 R PMBIDR_EL1 00000020 +462 clk cpu0 R TRBIDR_EL1 000000000000002b +463 clk cpu0 IT (427) 163a16c0 d65f03c0 O EL3h_s : RET +464 clk cpu0 IT (428) 163a0064 94000561 O EL3h_s : BL 0x163a15e8 +464 clk cpu0 R X30 00000000163A0068 +465 clk cpu0 IT (429) 163a15e8 d5380000 O EL3h_s : MRS x0,MIDR_EL1 +465 clk cpu0 R X0 00000000410FD0F0 +466 clk cpu0 IT (430) 163a15ec d65f03c0 O EL3h_s : RET +467 clk cpu0 IT (431) 163a0068 a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +467 clk cpu0 MR8 163a2380:0000163a2380 00000000_00000000 +467 clk cpu0 MR8 163a2388:0000163a2388 00000000_163a0e14 +467 clk cpu0 R X19 0000000000000000 +467 clk cpu0 R X30 00000000163A0E14 +468 clk cpu0 IT (432) 163a006c f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +468 clk cpu0 MR8 163a2370:0000163a2370 00000000_00000000 +468 clk cpu0 R SP_EL3 00000000163A2390 +468 clk cpu0 R X20 0000000000000000 +469 clk cpu0 IT (433) 163a0070 1400058d O EL3h_s : B 0x163a16a4 +470 clk cpu0 IT (434) 163a16a4 d51c0000 O EL3h_s : MSR VPIDR_EL2,x0 +470 clk cpu0 R VPIDR_EL2 00000000:410fd0f0 +471 clk cpu0 IT (435) 163a16a8 d5033fdf O EL3h_s : ISB +471 clk cpu0 R PMBIDR_EL1 00000020 +471 clk cpu0 R TRBIDR_EL1 000000000000002b +472 clk cpu0 IT (436) 163a16ac d65f03c0 O EL3h_s : RET +473 clk cpu0 IT (437) 163a0e14 d2800000 O EL3h_s : MOV x0,#0 +473 clk cpu0 R X0 0000000000000000 +474 clk cpu0 IT (438) 163a0e18 f2a26000 O EL3h_s : MOVK x0,#0x1300,LSL #16 +474 clk cpu0 R X0 0000000013000000 +475 clk cpu0 IT (439) 163a0e1c f2c00000 O EL3h_s : MOVK x0,#0,LSL #32 +475 clk cpu0 R X0 0000000013000000 +476 clk cpu0 IT (440) 163a0e20 f2e00000 O EL3h_s : MOVK x0,#0,LSL #48 +476 clk cpu0 R X0 0000000013000000 +477 clk cpu0 IT (441) 163a0e24 91140002 O EL3h_s : ADD x2,x0,#0x500 +477 clk cpu0 R X2 0000000013000500 +478 clk cpu0 IT (442) 163a0e28 52a06001 O EL3h_s : MOV w1,#0x3000000 +478 clk cpu0 R X1 0000000003000000 +479 clk cpu0 IT (443) 163a0e2c 320c0421 O EL3h_s : ORR w1,w1,#0x300000 +479 clk cpu0 R X1 0000000003300000 +480 clk cpu0 IT (444) 163a0e30 b9000041 O EL3h_s : STR w1,[x2,#0] +480 clk cpu0 MW4 13000500:000013000500 03300000 +481 clk cpu0 IT (445) 163a0e34 d5301180 O EL3h_s : MRS x0,OSLSR_EL1 +481 clk cpu0 R X0 000000000000000A +482 clk cpu0 IT (446) 163a0e38 aa1f03e0 O EL3h_s : MOV x0,xzr +482 clk cpu0 R X0 0000000000000000 +483 clk cpu0 IT (447) 163a0e3c d5101080 O EL3h_s : MSR OSLAR_EL1,x0 +483 clk cpu0 R OSLAR_EL1 00000000:00000000 +484 clk cpu0 IT (448) 163a0e40 d5033fdf O EL3h_s : ISB +484 clk cpu0 R OSLSR_EL1 00000008 +484 clk cpu0 R PMBIDR_EL1 00000020 +484 clk cpu0 R TRBIDR_EL1 000000000000002b +485 clk cpu0 IT (449) 163a0e44 d5380500 O EL3h_s : MRS x0,ID_AA64DFR0_EL1 +485 clk cpu0 R X0 000111F2F0F0F619 +486 clk cpu0 IT (450) 163a0e48 d368ac01 O EL3h_s : UBFX x1,x0,#40,#4 +486 clk cpu0 R X1 0000000000000001 +487 clk cpu0 IT (451) 163a0e4c f100043f O EL3h_s : CMP x1,#1 +487 clk cpu0 R cpsr 600003cd +488 clk cpu0 IS (452) 163a0e50 54000261 O EL3h_s : B.NE 0x163a0e9c +489 clk cpu0 IT (453) 163a0e54 94000002 O EL3h_s : BL 0x163a0e5c +489 clk cpu0 R X30 00000000163A0E58 +490 clk cpu0 IT (454) 163a0e5c d53e1320 O EL3h_s : MRS x0,MDCR_EL3 +490 clk cpu0 R X0 0000000010000000 +491 clk cpu0 IT (455) 163a0e60 b26e0000 O EL3h_s : ORR x0,x0,#0x40000 +491 clk cpu0 R X0 0000000010040000 +492 clk cpu0 IT (456) 163a0e64 d51e1320 O EL3h_s : MSR MDCR_EL3,x0 +492 clk cpu0 R MDCR_EL3 00000000:10040000 +493 clk cpu0 IT (457) 163a0e68 d2800060 O EL3h_s : MOV x0,#3 +493 clk cpu0 R X0 0000000000000003 +494 clk cpu0 IT (458) 163a0e6c d5181220 O EL3h_s : MSR TRFCR_EL1,x0 +494 clk cpu0 R TRFCR_EL1 00000000:00000003 +495 clk cpu0 IT (459) 163a0e70 d2800160 O EL3h_s : MOV x0,#0xb +495 clk cpu0 R X0 000000000000000B +496 clk cpu0 IT (460) 163a0e74 d51c1220 O EL3h_s : MSR TRFCR_EL2,x0 +496 clk cpu0 R TRFCR_EL2 00000000:0000000b +497 clk cpu0 IT (461) 163a0e78 14000008 O EL3h_s : B 0x163a0e98 +498 clk cpu0 IT (462) 163a0e98 d65f03c0 O EL3h_s : RET +499 clk cpu0 IT (463) 163a0e58 14000011 O EL3h_s : B 0x163a0e9c +500 clk cpu0 IT (464) 163a0e9c d5033fdf O EL3h_s : ISB +500 clk cpu0 R PMBIDR_EL1 00000020 +500 clk cpu0 R TRBIDR_EL1 000000000000002b +501 clk cpu0 IT (465) 163a0ea0 10000c80 O EL3h_s : ADR x0,0x163a1030 +501 clk cpu0 R X0 00000000163A1030 +502 clk cpu0 IT (466) 163a0ea4 f9400001 O EL3h_s : LDR x1,[x0,#0] +502 clk cpu0 MR8 163a1030:0000163a1030 00000000_00210000 +502 clk cpu0 R X1 0000000000210000 +503 clk cpu0 IT (467) 163a0ea8 f100003f O EL3h_s : CMP x1,#0 +503 clk cpu0 R cpsr 200003cd +504 clk cpu0 IS (468) 163a0eac 54000040 O EL3h_s : B.EQ 0x163a0eb4 +505 clk cpu0 IT (469) 163a0eb0 d61f0020 O EL3h_s : BR x1 +505 clk cpu0 R cpsr 200007cd +506 clk cpu0 IT (470) 00210000 d2822000 O EL3h_s : MOV x0,#0x1100 +506 clk cpu0 R cpsr 200003cd +506 clk cpu0 R X0 0000000000001100 +507 clk cpu0 IT (471) 00210004 d518d020 O EL3h_s : MSR CONTEXTIDR_EL1,x0 +507 clk cpu0 R CONTEXTIDR_EL1 00000000:00001100 +508 clk cpu0 IT (472) 00210008 d5033fdf O EL3h_s : ISB +508 clk cpu0 R PMBIDR_EL1 00000020 +508 clk cpu0 R TRBIDR_EL1 000000000000002b +509 clk cpu0 IT (473) 0021000c d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +509 clk cpu0 R X0 0000000080000000 +510 clk cpu0 IT (474) 00210010 940000a8 O EL3h_s : BL 0x2102b0 +510 clk cpu0 R X30 0000000000210014 +511 clk cpu0 IT (475) 002102b0 58000050 O EL3h_s : LDR x16,0x2102b8 +511 clk cpu0 MR8 002102b8:0000002102b8 00000000_163a0fdc +511 clk cpu0 R X16 00000000163A0FDC +512 clk cpu0 IT (476) 002102b4 d61f0200 O EL3h_s : BR x16 +512 clk cpu0 R cpsr 200007cd +513 clk cpu0 IT (477) 163a0fdc aa0003e3 O EL3h_s : MOV x3,x0 +513 clk cpu0 R cpsr 200003cd +513 clk cpu0 R X3 0000000080000000 +514 clk cpu0 IT (478) 163a0fe0 d2800000 O EL3h_s : MOV x0,#0 +514 clk cpu0 R X0 0000000000000000 +515 clk cpu0 IT (479) 163a0fe4 10000162 O EL3h_s : ADR x2,0x163a1010 +515 clk cpu0 R X2 00000000163A1010 +516 clk cpu0 IT (480) 163a0fe8 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +516 clk cpu0 MR8 163a1010:0000163a1010 00000000_80000000 +516 clk cpu0 R X1 0000000080000000 +517 clk cpu0 IT (481) 163a0fec eb01007f O EL3h_s : CMP x3,x1 +517 clk cpu0 R cpsr 600003cd +518 clk cpu0 IT (482) 163a0ff0 540000a0 O EL3h_s : B.EQ 0x163a1004 +519 clk cpu0 IT (483) 163a1004 d65f03c0 O EL3h_s : RET +520 clk cpu0 IT (484) 00210014 aa0003e1 O EL3h_s : MOV x1,x0 +520 clk cpu0 R X1 0000000000000000 +521 clk cpu0 IT (485) 00210018 91000421 O EL3h_s : ADD x1,x1,#1 +521 clk cpu0 R X1 0000000000000001 +522 clk cpu0 IT (486) 0021001c 100013a0 O EL3h_s : ADR x0,0x210290 +522 clk cpu0 R X0 0000000000210290 +523 clk cpu0 IT (487) 00210020 f9400000 O EL3h_s : LDR x0,[x0,#0] +523 clk cpu0 MR8 00210290:000000210290 00000000_163a1b90 +523 clk cpu0 R X0 00000000163A1B90 +524 clk cpu0 IT (488) 00210024 d2810002 O EL3h_s : MOV x2,#0x800 +524 clk cpu0 R X2 0000000000000800 +525 clk cpu0 IT (489) 00210028 9b017c42 O EL3h_s : MUL x2,x2,x1 +525 clk cpu0 R X2 0000000000000800 +526 clk cpu0 IT (490) 0021002c 8b020000 O EL3h_s : ADD x0,x0,x2 +526 clk cpu0 R X0 00000000163A2390 +527 clk cpu0 IT (491) 00210030 9100001f O EL3h_s : ADD sp,x0,#0 +527 clk cpu0 R SP_EL3 00000000163A2390 +528 clk cpu0 IT (492) 00210034 100013b5 O EL3h_s : ADR x21,0x2102a8 +528 clk cpu0 R X21 00000000002102A8 +529 clk cpu0 IT (493) 00210038 f94002b5 O EL3h_s : LDR x21,[x21,#0] +529 clk cpu0 MR8 002102a8:0000002102a8 00000000_10410000 +529 clk cpu0 R X21 0000000010410000 +530 clk cpu0 IT (494) 0021003c 100011e2 O EL3h_s : ADR x2,0x210278 +530 clk cpu0 R X2 0000000000210278 +531 clk cpu0 IT (495) 00210040 f9400042 O EL3h_s : LDR x2,[x2,#0] +531 clk cpu0 MR8 00210278:000000210278 00000000_163a1160 +531 clk cpu0 R X2 00000000163A1160 +532 clk cpu0 IT (496) 00210044 91002042 O EL3h_s : ADD x2,x2,#8 +532 clk cpu0 R X2 00000000163A1168 +533 clk cpu0 IT (497) 00210048 f9400042 O EL3h_s : LDR x2,[x2,#0] +533 clk cpu0 MR8 163a1168:0000163a1168 00000000_80858510 +533 clk cpu0 R X2 0000000080858510 +534 clk cpu0 IT (498) 0021004c 92720442 O EL3h_s : AND x2,x2,#0xc000 +534 clk cpu0 R X2 0000000000008000 +535 clk cpu0 IT (499) 00210050 d28001c4 O EL3h_s : MOV x4,#0xe +535 clk cpu0 R X4 000000000000000E +536 clk cpu0 IT (500) 00210054 9ac42442 O EL3h_s : LSR x2,x2,x4 +536 clk cpu0 R X2 0000000000000002 +537 clk cpu0 IT (501) 00210058 d2800183 O EL3h_s : MOV x3,#0xc +537 clk cpu0 R X3 000000000000000C +538 clk cpu0 IT (502) 0021005c f100005f O EL3h_s : CMP x2,#0 +538 clk cpu0 R cpsr 200003cd +539 clk cpu0 IS (503) 00210060 54000100 O EL3h_s : B.EQ 0x210080 +540 clk cpu0 IT (504) 00210064 d2800203 O EL3h_s : MOV x3,#0x10 +540 clk cpu0 R X3 0000000000000010 +541 clk cpu0 IT (505) 00210068 f100045f O EL3h_s : CMP x2,#1 +541 clk cpu0 R cpsr 200003cd +542 clk cpu0 IS (506) 0021006c 540000a0 O EL3h_s : B.EQ 0x210080 +543 clk cpu0 IT (507) 00210070 d28001c3 O EL3h_s : MOV x3,#0xe +543 clk cpu0 R X3 000000000000000E +544 clk cpu0 IT (508) 00210074 f100085f O EL3h_s : CMP x2,#2 +544 clk cpu0 R cpsr 600003cd +545 clk cpu0 IT (509) 00210078 54000040 O EL3h_s : B.EQ 0x210080 +546 clk cpu0 IT (510) 00210080 d2800024 O EL3h_s : MOV x4,#1 +546 clk cpu0 R X4 0000000000000001 +547 clk cpu0 IT (511) 00210084 9ac32096 O EL3h_s : LSL x22,x4,x3 +547 clk cpu0 R X22 0000000000004000 +548 clk cpu0 IT (512) 00210088 d10006d6 O EL3h_s : SUB x22,x22,#1 +548 clk cpu0 R X22 0000000000003FFF +549 clk cpu0 IT (513) 0021008c d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +549 clk cpu0 R X0 0000000080000000 +550 clk cpu0 IT (514) 00210090 94000088 O EL3h_s : BL 0x2102b0 +550 clk cpu0 R X30 0000000000210094 +551 clk cpu0 IT (515) 002102b0 58000050 O EL3h_s : LDR x16,0x2102b8 +551 clk cpu0 MR8 002102b8:0000002102b8 00000000_163a0fdc +551 clk cpu0 R X16 00000000163A0FDC +552 clk cpu0 IT (516) 002102b4 d61f0200 O EL3h_s : BR x16 +552 clk cpu0 R cpsr 600007cd +553 clk cpu0 IT (517) 163a0fdc aa0003e3 O EL3h_s : MOV x3,x0 +553 clk cpu0 R cpsr 600003cd +553 clk cpu0 R X3 0000000080000000 +554 clk cpu0 IT (518) 163a0fe0 d2800000 O EL3h_s : MOV x0,#0 +554 clk cpu0 R X0 0000000000000000 +555 clk cpu0 IT (519) 163a0fe4 10000162 O EL3h_s : ADR x2,0x163a1010 +555 clk cpu0 R X2 00000000163A1010 +556 clk cpu0 IT (520) 163a0fe8 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +556 clk cpu0 MR8 163a1010:0000163a1010 00000000_80000000 +556 clk cpu0 R X1 0000000080000000 +557 clk cpu0 IT (521) 163a0fec eb01007f O EL3h_s : CMP x3,x1 +557 clk cpu0 R cpsr 600003cd +558 clk cpu0 IT (522) 163a0ff0 540000a0 O EL3h_s : B.EQ 0x163a1004 +559 clk cpu0 IT (523) 163a1004 d65f03c0 O EL3h_s : RET +560 clk cpu0 IT (524) 00210094 f100001f O EL3h_s : CMP x0,#0 +560 clk cpu0 R cpsr 600003cd +561 clk cpu0 IT (525) 00210098 54000040 O EL3h_s : B.EQ 0x2100a0 +562 clk cpu0 IT (526) 002100a0 10000e00 O EL3h_s : ADR x0,0x210260 +562 clk cpu0 R X0 0000000000210260 +563 clk cpu0 IT (527) 002100a4 d2800021 O EL3h_s : MOV x1,#1 +563 clk cpu0 R X1 0000000000000001 +564 clk cpu0 IT (528) 002100a8 f9000001 O EL3h_s : STR x1,[x0,#0] +564 clk cpu0 MW8 00210260:000000210260 00000000_00000001 +565 clk cpu0 IT (529) 002100ac 10000da2 O EL3h_s : ADR x2,0x210260 +565 clk cpu0 R X2 0000000000210260 +566 clk cpu0 IT (530) 002100b0 f9400041 O EL3h_s : LDR x1,[x2,#0] +566 clk cpu0 MR8 00210260:000000210260 00000000_00000001 +566 clk cpu0 R X1 0000000000000001 +567 clk cpu0 IT (531) 002100b4 f100003f O EL3h_s : CMP x1,#0 +567 clk cpu0 R cpsr 200003cd +568 clk cpu0 IS (532) 002100b8 54ffffa0 O EL3h_s : B.EQ 0x2100ac +569 clk cpu0 IT (533) 002100bc 10000de0 O EL3h_s : ADR x0,0x210278 +569 clk cpu0 R X0 0000000000210278 +570 clk cpu0 IT (534) 002100c0 f9400000 O EL3h_s : LDR x0,[x0,#0] +570 clk cpu0 MR8 00210278:000000210278 00000000_163a1160 +570 clk cpu0 R X0 00000000163A1160 +571 clk cpu0 IT (535) 002100c4 91006000 O EL3h_s : ADD x0,x0,#0x18 +571 clk cpu0 R X0 00000000163A1178 +572 clk cpu0 IT (536) 002100c8 f9400000 O EL3h_s : LDR x0,[x0,#0] +572 clk cpu0 MR8 163a1178:0000163a1178 000000f0_ee0400ff +572 clk cpu0 R X0 000000F0EE0400FF +573 clk cpu0 IT (537) 002100cc d51ea200 O EL3h_s : MSR MAIR_EL3,x0 +573 clk cpu0 R MAIR_EL3 000000f0:ee0400ff +574 clk cpu0 IT (538) 002100d0 10000d80 O EL3h_s : ADR x0,0x210280 +574 clk cpu0 R X0 0000000000210280 +575 clk cpu0 IT (539) 002100d4 f9400000 O EL3h_s : LDR x0,[x0,#0] +575 clk cpu0 MR8 00210280:000000210280 00000000_163a1470 +575 clk cpu0 R X0 00000000163A1470 +576 clk cpu0 IT (540) 002100d8 91002000 O EL3h_s : ADD x0,x0,#8 +576 clk cpu0 R X0 00000000163A1478 +577 clk cpu0 IT (541) 002100dc f9400000 O EL3h_s : LDR x0,[x0,#0] +577 clk cpu0 MR8 163a1478:0000163a1478 00000000_60430000 +577 clk cpu0 R X0 0000000060430000 +578 clk cpu0 IT (542) 002100e0 d51e2000 O EL3h_s : MSR TTBR0_EL3,x0 +578 clk cpu0 R TTBR0_EL3 00000000:60430000 +579 clk cpu0 IT (543) 002100e4 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +579 clk cpu0 R X0 0000000000000430 +580 clk cpu0 IT (544) 002100e8 927cec00 O EL3h_s : AND x0,x0,#0xfffffffffffffff0 +580 clk cpu0 R X0 0000000000000430 +581 clk cpu0 IT (545) 002100ec d51e1100 O EL3h_s : MSR SCR_EL3,x0 +581 clk cpu0 R SCR_EL3 00000000:00000430 +582 clk cpu0 IT (546) 002100f0 d5033fdf O EL3h_s : ISB +582 clk cpu0 R PMBIDR_EL1 00000020 +582 clk cpu0 R TRBIDR_EL1 000000000000002b +583 clk cpu0 IT (547) 002100f4 10000c60 O EL3h_s : ADR x0,0x210280 +583 clk cpu0 R X0 0000000000210280 +584 clk cpu0 IT (548) 002100f8 f9400000 O EL3h_s : LDR x0,[x0,#0] +584 clk cpu0 MR8 00210280:000000210280 00000000_163a1470 +584 clk cpu0 R X0 00000000163A1470 +585 clk cpu0 IT (549) 002100fc 91000000 O EL3h_s : ADD x0,x0,#0 +585 clk cpu0 R X0 00000000163A1470 +586 clk cpu0 IT (550) 00210100 f9400000 O EL3h_s : LDR x0,[x0,#0] +586 clk cpu0 MR8 163a1470:0000163a1470 00000000_80858510 +586 clk cpu0 R X0 0000000080858510 +587 clk cpu0 IT (551) 00210104 d51e2040 O EL3h_s : MSR TCR_EL3,x0 +587 clk cpu0 R TCR_EL3 00000000:80858510 +588 clk cpu0 IT (552) 00210108 10000b92 O EL3h_s : ADR x18,0x210278 +588 clk cpu0 R X18 0000000000210278 +589 clk cpu0 IT (553) 0021010c f9400252 O EL3h_s : LDR x18,[x18,#0] +589 clk cpu0 MR8 00210278:000000210278 00000000_163a1160 +589 clk cpu0 R X18 00000000163A1160 +590 clk cpu0 IT (554) 00210110 91004252 O EL3h_s : ADD x18,x18,#0x10 +590 clk cpu0 R X18 00000000163A1170 +591 clk cpu0 IT (555) 00210114 f9400252 O EL3h_s : LDR x18,[x18,#0] +591 clk cpu0 MR8 163a1170:0000163a1170 00000000_2c190000 +591 clk cpu0 R X18 000000002C190000 +592 clk cpu0 IT (556) 00210118 10000b14 O EL3h_s : ADR x20,0x210278 +592 clk cpu0 R X20 0000000000210278 +593 clk cpu0 IT (557) 0021011c f9400294 O EL3h_s : LDR x20,[x20,#0] +593 clk cpu0 MR8 00210278:000000210278 00000000_163a1160 +593 clk cpu0 R X20 00000000163A1160 +594 clk cpu0 IT (558) 00210120 91002294 O EL3h_s : ADD x20,x20,#8 +594 clk cpu0 R X20 00000000163A1168 +595 clk cpu0 IT (559) 00210124 f9400294 O EL3h_s : LDR x20,[x20,#0] +595 clk cpu0 MR8 163a1168:0000163a1168 00000000_80858510 +595 clk cpu0 R X20 0000000080858510 +596 clk cpu0 IT (560) 00210128 10000b13 O EL3h_s : ADR x19,0x210288 +596 clk cpu0 R X19 0000000000210288 +597 clk cpu0 IT (561) 0021012c f9400273 O EL3h_s : LDR x19,[x19,#0] +597 clk cpu0 MR8 00210288:000000210288 00000000_0001843c +597 clk cpu0 R X19 000000000001843C +598 clk cpu0 IT (562) 00210130 d50e871f O EL3h_s : TLBI ALLE3 +598 clk cpu0 R TLBI ALLE3 00000000:00000000 +599 clk cpu0 IT (563) 00210134 d5033f9f O EL3h_s : DSB SY +600 clk cpu0 IT (564) 00210138 d5033fdf O EL3h_s : ISB +600 clk cpu0 R PMBIDR_EL1 00000020 +600 clk cpu0 R TRBIDR_EL1 000000000000002b +601 clk cpu0 IT (565) 0021013c d53e1000 O EL3h_s : MRS x0,SCTLR_EL3 +601 clk cpu0 R X0 0000000030C50830 +602 clk cpu0 IT (566) 00210140 d28300a1 O EL3h_s : MOV x1,#0x1805 +602 clk cpu0 R X1 0000000000001805 +603 clk cpu0 IT (567) 00210144 aa010000 O EL3h_s : ORR x0,x0,x1 +603 clk cpu0 R X0 0000000030C51835 +604 clk cpu0 IT (568) 00210148 d2824003 O EL3h_s : MOV x3,#0x1200 +604 clk cpu0 R X3 0000000000001200 +605 clk cpu0 IT (569) 0021014c d518d023 O EL3h_s : MSR CONTEXTIDR_EL1,x3 +605 clk cpu0 R CONTEXTIDR_EL1 00000000:00001200 +606 clk cpu0 IT (570) 00210150 d5033fdf O EL3h_s : ISB +606 clk cpu0 R PMBIDR_EL1 00000020 +606 clk cpu0 R TRBIDR_EL1 000000000000002b +607 clk cpu0 IT (571) 00210154 9400002b O EL3h_s : BL 0x210200 +607 clk cpu0 R X30 0000000000210158 +608 clk cpu0 IT (572) 00210200 d51e1000 O EL3h_s : MSR SCTLR_EL3,x0 +608 clk cpu0 R SCTLR_EL3 00000000:30c51835 +Warning: cpu.cpu0.cache_contents_unknown: D-Cache was enabled in SECURE regime but was not + invalidated since power-on: cache lines could contain UNKNOWN content + Note: D-side caches must invalidate SECURE lines even if the cache is only used by NON_SECURE code + in order to ensure that unexpected dirty lines tagged SECURE are not naturally evicted +609 clk cpu0 IT (573) 00210204 d5033fdf O EL3h_s : ISB +609 clk cpu0 R PMBIDR_EL1 00000020 +609 clk cpu0 R TRBIDR_EL1 000000000000002b +609 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060430000 +609 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0000 ALLOC 0x000060430000 +609 clk cpu0 TTW ITLB LPAE 1:0 000060430000 0000000061060003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000061060000 +609 clk cpu0 TTW ITLB LPAE 1:1 000061060000 0000000061070003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000061070000 +609 clk cpu0 TTW ITLB LPAE 1:2 000061070000 0000000070230003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070230000 +609 clk cpu0 TTW ITLB LPAE 1:3 000070230420 00000000002104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000210000 +609 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00210000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +609 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00210000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +609 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000061060000 +609 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060430000 +609 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000061070000 +609 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0020 ALLOC 0x000070230400 +609 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0010 ALLOC 0x000000210200 +609 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0001 ALLOC 0x000061060000 +609 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0002 ALLOC 0x000061070000 +609 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0100 ALLOC 0x000070230400 +609 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0080 ALLOC 0x000000210200 +610 clk cpu0 IT (574) 00210208 100000a0 O EL3h_s : ADR x0,0x21021c +610 clk cpu0 R X0 000000000021021C +611 clk cpu0 IT (575) 0021020c 8a160000 O EL3h_s : AND x0,x0,x22 +611 clk cpu0 R X0 000000000000021C +612 clk cpu0 IT (576) 00210210 aa1503e1 O EL3h_s : MOV x1,x21 +612 clk cpu0 R X1 0000000010410000 +613 clk cpu0 IT (577) 00210214 8b010000 O EL3h_s : ADD x0,x0,x1 +613 clk cpu0 R X0 000000001041021C +614 clk cpu0 IT (578) 00210218 d61f0000 O EL3h_s : BR x0 +614 clk cpu0 R cpsr 200007cd +614 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000061070000 +614 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060430000 +614 clk cpu0 TTW ITLB LPAE 1:0 000060430000 0000000061060003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000061060000 +614 clk cpu0 TTW ITLB LPAE 1:1 000061060000 0000000061070003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000061070000 +614 clk cpu0 TTW ITLB LPAE 1:2 000061070040 0000000070220003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070220000 +614 clk cpu0 TTW ITLB LPAE 1:3 000070220820 00000000002104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000210000 +614 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10410000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +614 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10410000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +614 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000061070040 +614 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0040 ALLOC 0x000070220800 +614 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0010 ALLOC 0x000061070040 +614 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0200 ALLOC 0x000070220800 +615 clk cpu0 IT (579) 1041021c:00000021021c d51e2012 O EL3h_s : MSR TTBR0_EL3,x18 +615 clk cpu0 R cpsr 200003cd +615 clk cpu0 R TTBR0_EL3 00000000:2c190000 +616 clk cpu0 IT (580) 10410220:000000210220 d51e2054 O EL3h_s : MSR TCR_EL3,x20 +616 clk cpu0 R TCR_EL3 00000000:80858510 +617 clk cpu0 IT (581) 10410224:000000210224 d5033fdf O EL3h_s : ISB +617 clk cpu0 R PMBIDR_EL1 00000020 +617 clk cpu0 R TRBIDR_EL1 000000000000002b +618 clk cpu0 IT (582) 10410228:000000210228 d50e871f O EL3h_s : TLBI ALLE3 +618 clk cpu0 R TLBI ALLE3 00000000:00000000 +619 clk cpu0 IT (583) 1041022c:00000021022c d5033f9f O EL3h_s : DSB SY +619 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x00210000 EL3_s, nG asid=0 +619 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x10410000 EL3_s, nG asid=0 +619 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x00210000 EL3_s, nG asid=0 +619 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x10410000 EL3_s, nG asid=0 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000061060000 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +619 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0003 ALLOC 0x00002c190000 +619 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +619 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +619 clk cpu0 TTW ITLB LPAE 1:2 000060410040 0000000060420003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060420000 +619 clk cpu0 TTW ITLB LPAE 1:3 000060420820 00000000002104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000210000 +619 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10410000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +619 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10410000 EL3_s, nG asid=0:0x0000210000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060430000 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 ALLOC 0x000060410040 +619 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0041 ALLOC 0x000060420800 +619 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0004 ALLOC 0x000050210000 +619 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0011 ALLOC 0x000060410040 +619 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0201 ALLOC 0x000060420800 +620 clk cpu0 IT (584) 10410230:000000210230 d5033fdf O EL3h_s : ISB +620 clk cpu0 R PMBIDR_EL1 00000020 +620 clk cpu0 R TRBIDR_EL1 000000000000002b +621 clk cpu0 IT (585) 10410234:000000210234 aa1303e0 O EL3h_s : MOV x0,x19 +621 clk cpu0 R X0 000000000001843C +622 clk cpu0 IT (586) 10410238:000000210238 d61f0000 O EL3h_s : BR x0 +622 clk cpu0 R cpsr 200007cd +622 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +622 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +622 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +622 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0030 00000000100184c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010018000 +622 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00018000 EL3_s, nG asid=0:0x0010018000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +622 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00018000 EL3_s, nG asid=0:0x0010018000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +622 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +622 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +622 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +622 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c1a0000 +622 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0020 ALLOC 0x000010018400 +622 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0005 ALLOC 0x000060410000 +622 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0006 ALLOC 0x00002c1a0000 +622 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0101 ALLOC 0x000010018400 +623 clk cpu0 IT (587) 0001843c:00001001843c d2826003 O EL3h_s : MOV x3,#0x1300 +623 clk cpu0 R cpsr 200003cd +623 clk cpu0 R X3 0000000000001300 +623 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0022 ALLOC 0x000010018440 +623 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0110 ALLOC 0x000010018440 +624 clk cpu0 IT (588) 00018440:000010018440 d518d023 O EL3h_s : MSR CONTEXTIDR_EL1,x3 +624 clk cpu0 R CONTEXTIDR_EL1 00000000:00001300 +625 clk cpu0 IT (589) 00018444:000010018444 d5033fdf O EL3h_s : ISB +625 clk cpu0 R PMBIDR_EL1 00000020 +625 clk cpu0 R TRBIDR_EL1 000000000000002b +626 clk cpu0 IT (590) 00018448:000010018448 d53800a0 O EL3h_s : MRS x0,MPIDR_EL1 +626 clk cpu0 R X0 0000000080000000 +627 clk cpu0 IT (591) 0001844c:00001001844c 9402354c O EL3h_s : BL 0xa597c +627 clk cpu0 R X30 0000000000018450 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +627 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +627 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +627 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +627 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0148 00000000100a44c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x00000000100a4000 +627 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x000a4000 EL3_s, nG asid=0:0x00100a4000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +627 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x000a4000 EL3_s, nG asid=0:0x00100a4000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c1a0000 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +627 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000a ALLOC 0x00002c1a0140 +627 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ca ALLOC 0x0000100a5940 +627 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0050 ALLOC 0x00002c1a0140 +627 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1650 ALLOC 0x0000100a5940 +628 clk cpu0 IT (592) 000a597c:0000100a597c aa0003e3 O EL3h_s : MOV x3,x0 +628 clk cpu0 R X3 0000000080000000 +628 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc ALLOC 0x0000100a5980 +628 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1660 ALLOC 0x0000100a5980 +629 clk cpu0 IT (593) 000a5980:0000100a5980 d2800000 O EL3h_s : MOV x0,#0 +629 clk cpu0 R X0 0000000000000000 +630 clk cpu0 IT (594) 000a5984:0000100a5984 10000162 O EL3h_s : ADR x2,0xa59b0 +630 clk cpu0 R X2 00000000000A59B0 +631 clk cpu0 IT (595) 000a5988:0000100a5988 f8607841 O EL3h_s : LDR x1,[x2,x0,LSL #3] +631 clk cpu0 MR8 000a59b0:0000100a59b0 00000000_80000000 +631 clk cpu0 R X1 0000000080000000 +631 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x000a4000 EL3_s, nG asid=0:0x00100a4000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +631 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00cc ALLOC 0x0000100a5980 +632 clk cpu0 IT (596) 000a598c:0000100a598c eb01007f O EL3h_s : CMP x3,x1 +632 clk cpu0 R cpsr 600003cd +633 clk cpu0 IT (597) 000a5990:0000100a5990 540000a0 O EL3h_s : B.EQ 0xa59a4 +634 clk cpu0 IT (598) 000a59a4:0000100a59a4 d65f03c0 O EL3h_s : RET +635 clk cpu0 IT (599) 00018450:000010018450 aa0003e1 O EL3h_s : MOV x1,x0 +635 clk cpu0 R X1 0000000000000000 +636 clk cpu0 IT (600) 00018454:000010018454 d51bd061 O EL3h_s : MSR TPIDRRO_EL0,x1 +636 clk cpu0 R TPIDRRO_EL0 00000000:00000000 +637 clk cpu0 IT (601) 00018458:000010018458 580017c0 O EL3h_s : LDR x0,0x18750 +637 clk cpu0 MR8 00018750:000010018750 00000000_0384bd00 +637 clk cpu0 R X0 000000000384BD00 +637 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00018000 EL3_s, nG asid=0:0x0010018000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +637 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003a ALLOC 0x000010018740 +637 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01d0 ALLOC 0x000010018740 +638 clk cpu0 IT (602) 0001845c:00001001845c d2810002 O EL3h_s : MOV x2,#0x800 +638 clk cpu0 R X2 0000000000000800 +639 clk cpu0 IT (603) 00018460:000010018460 91000421 O EL3h_s : ADD x1,x1,#1 +639 clk cpu0 R X1 0000000000000001 +640 clk cpu0 IT (604) 00018464:000010018464 9b017c42 O EL3h_s : MUL x2,x2,x1 +640 clk cpu0 R X2 0000000000000800 +641 clk cpu0 IT (605) 00018468:000010018468 8b020000 O EL3h_s : ADD x0,x0,x2 +641 clk cpu0 R X0 000000000384C500 +642 clk cpu0 IT (606) 0001846c:00001001846c 9100001f O EL3h_s : ADD sp,x0,#0 +642 clk cpu0 R SP_EL3 000000000384C500 +643 clk cpu0 IT (607) 00018470:000010018470 10001380 O EL3h_s : ADR x0,0x186e0 +643 clk cpu0 R X0 00000000000186E0 +644 clk cpu0 IT (608) 00018474:000010018474 f9400000 O EL3h_s : LDR x0,[x0,#0] +644 clk cpu0 MR8 000186e0:0000100186e0 00000000_13000000 +644 clk cpu0 R X0 0000000013000000 +644 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0036 ALLOC 0x0000100186c0 +644 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01b0 ALLOC 0x0000100186c0 +645 clk cpu0 IT (609) 00018478:000010018478 94020ec8 O EL3h_s : BL 0x9bf98 +645 clk cpu0 R X30 000000000001847C +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +645 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +645 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +645 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +645 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0130 00000000100984c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010098000 +645 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00098000 EL3_s, nG asid=0:0x0010098000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +645 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00098000 EL3_s, nG asid=0:0x0010098000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000050210000 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +645 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0008 ALLOC 0x00002c1a0100 +645 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fc ALLOC 0x00001009bf80 +645 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0040 ALLOC 0x00002c1a0100 +645 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fe0 ALLOC 0x00001009bf80 +646 clk cpu0 IT (610) 0009bf98:00001009bf98 f0030bc8 O EL3h_s : ADRP x8,0x6216f98 +646 clk cpu0 R X8 0000000006216000 +647 clk cpu0 IT (611) 0009bf9c:00001009bf9c f9007100 O EL3h_s : STR x0,[x8,#0xe0] +647 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +647 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +647 clk cpu0 TTW DTLB LPAE 1:2 000060410018 0000000050230003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050230000 +647 clk cpu0 TTW DTLB LPAE 1:3 000050230428 0000000015214463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000015214000 +647 clk cpu0 MW8 062160e0:0000152160e0_NS 00000000_13000000 +647 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x06214000 EL3_s, nG asid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +647 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x06214000 EL3_s, nG asid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000050210000 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 ALLOC 0x000050230400 +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +647 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000152160c0_NS +647 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0102 ALLOC 0x000050230400 +647 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000152160c0_NS +647 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000152160c0_NS +648 clk cpu0 IT (612) 0009bfa0:00001009bfa0 17fff15d O EL3h_s : B 0x98514 +648 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0028 ALLOC 0x000010098500 +648 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0140 ALLOC 0x000010098500 +649 clk cpu0 IT (613) 00098514:000010098514 f81f0ffe O EL3h_s : STR x30,[sp,#-0x10]! +649 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +649 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +649 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +649 clk cpu0 TTW DTLB LPAE 1:3 00002c1b3098 000000001084c423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001084c000 +649 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_0001847c +649 clk cpu0 R SP_EL3 000000000384C4F0 +649 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0384c000 EL3_s, nG asid=0:0x001084c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +649 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0384c000 EL3_s, nG asid=0:0x001084c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +649 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +649 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +649 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0184 ALLOC 0x00002c1b3080 +649 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0026 ALLOC 0x00001084c4c0_NS +649 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0026 DIRTY 0x00001084c4c0_NS +649 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c20 ALLOC 0x00002c1b3080 +649 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c4c0_NS +649 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c4c0_NS +650 clk cpu0 IT (614) 00098518:000010098518 d5033f9f O EL3h_s : DSB SY +651 clk cpu0 IT (615) 0009851c:00001009851c d0030be0 O EL3h_s : ADRP x0,0x621651c +651 clk cpu0 R X0 0000000006216000 +652 clk cpu0 IT (616) 00098520:000010098520 91038000 O EL3h_s : ADD x0,x0,#0xe0 +652 clk cpu0 R X0 00000000062160E0 +653 clk cpu0 IT (617) 00098524:000010098524 9400352e O EL3h_s : BL 0xa59dc +653 clk cpu0 R X30 0000000000098528 +653 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ce ALLOC 0x0000100a59c0 +653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1670 ALLOC 0x0000100a59c0 +654 clk cpu0 IT (618) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +655 clk cpu0 IT (619) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +655 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 062160e0:0000152160e0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +655 clk cpu0 R DC CIVAC 00000000:062160e0 +655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000152160c0_NS +655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 CLEAN 0x0000152160c0_NS +655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 INVAL 0x0000152160c0_NS +656 clk cpu0 IT (620) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +657 clk cpu0 IT (621) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +658 clk cpu0 IT (622) 00098528:000010098528 d5033f9f O EL3h_s : DSB SY +659 clk cpu0 IT (623) 0009852c:00001009852c f84107fe O EL3h_s : LDR x30,[sp],#0x10 +659 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_0001847c +659 clk cpu0 R SP_EL3 000000000384C500 +659 clk cpu0 R X30 000000000001847C +660 clk cpu0 IT (624) 00098530:000010098530 d65f03c0 O EL3h_s : RET +661 clk cpu0 IT (625) 0001847c:00001001847c 10fcdc20 O EL3h_s : ADR x0,0x12000 +661 clk cpu0 R X0 0000000000012000 +661 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0024 ALLOC 0x000010018480 +661 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0120 ALLOC 0x000010018480 +662 clk cpu0 IT (626) 00018480:000010018480 d51ec000 O EL3h_s : MSR VBAR_EL3,x0 +662 clk cpu0 R VBAR_EL3 00000000:00012000 +663 clk cpu0 IT (627) 00018484:000010018484 d5033fdf O EL3h_s : ISB +663 clk cpu0 R PMBIDR_EL1 00000020 +663 clk cpu0 R TRBIDR_EL1 000000000000002b +664 clk cpu0 IT (628) 00018488:000010018488 10001340 O EL3h_s : ADR x0,0x186f0 +664 clk cpu0 R X0 00000000000186F0 +665 clk cpu0 IT (629) 0001848c:00001001848c f9400000 O EL3h_s : LDR x0,[x0,#0] +665 clk cpu0 MR8 000186f0:0000100186f0 00000000_00000003 +665 clk cpu0 R X0 0000000000000003 +666 clk cpu0 IT (630) 00018490:000010018490 94020ef4 O EL3h_s : BL 0x9c060 +666 clk cpu0 R X30 0000000000018494 +666 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +666 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +666 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +666 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +666 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +666 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0138 000000001009c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001009c000 +666 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x0009c000 EL3_s, nG asid=0:0x001009c000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +666 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0009c000 EL3_s, nG asid=0:0x001009c000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +666 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +666 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +666 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0002 ALLOC 0x00001009c040 +666 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1010 ALLOC 0x00001009c040 +667 clk cpu0 IT (631) 0009c060:00001009c060 f81f0ffe O EL3h_s : STR x30,[sp,#-0x10]! +667 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_00018494 +667 clk cpu0 R SP_EL3 000000000384C4F0 +668 clk cpu0 IT (632) 0009c064:00001009c064 7100141f O EL3h_s : CMP w0,#5 +668 clk cpu0 R cpsr 800003cd +669 clk cpu0 IT (633) 0009c068:00001009c068 540002a1 O EL3h_s : B.NE 0x9c0bc +669 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0004 ALLOC 0x00001009c080 +669 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1020 ALLOC 0x00001009c080 +670 clk cpu0 IT (634) 0009c0bc:00001009c0bc d0030bc8 O EL3h_s : ADRP x8,0x62160bc +670 clk cpu0 R X8 0000000006216000 +670 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0006 ALLOC 0x00001009c0c0 +670 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1030 ALLOC 0x00001009c0c0 +671 clk cpu0 IT (635) 0009c0c0:00001009c0c0 b900f900 O EL3h_s : STR w0,[x8,#0xf8] +671 clk cpu0 MW4 062160f8:0000152160f8_NS 00000003 +671 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +671 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000152160c0_NS +671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000152160c0_NS +671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000152160c0_NS +672 clk cpu0 IT (636) 0009c0c4:00001009c0c4 d5033f9f O EL3h_s : DSB SY +673 clk cpu0 IT (637) 0009c0c8:00001009c0c8 f84107fe O EL3h_s : LDR x30,[sp],#0x10 +673 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_00018494 +673 clk cpu0 R SP_EL3 000000000384C500 +673 clk cpu0 R X30 0000000000018494 +674 clk cpu0 IT (638) 0009c0cc:00001009c0cc d65f03c0 O EL3h_s : RET +675 clk cpu0 IT (639) 00018494:000010018494 100013a0 O EL3h_s : ADR x0,0x18708 +675 clk cpu0 R X0 0000000000018708 +676 clk cpu0 IT (640) 00018498:000010018498 f9400000 O EL3h_s : LDR x0,[x0,#0] +676 clk cpu0 MR8 00018708:000010018708 00000000_00000000 +676 clk cpu0 R X0 0000000000000000 +676 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0038 ALLOC 0x000010018700 +676 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c0 ALLOC 0x000010018700 +677 clk cpu0 IT (641) 0001849c:00001001849c 94020ec6 O EL3h_s : BL 0x9bfb4 +677 clk cpu0 R X30 00000000000184A0 +678 clk cpu0 IT (642) 0009bfb4:00001009bfb4 f0030bc8 O EL3h_s : ADRP x8,0x6216fb4 +678 clk cpu0 R X8 0000000006216000 +679 clk cpu0 IT (643) 0009bfb8:00001009bfb8 b9010100 O EL3h_s : STR w0,[x8,#0x100] +679 clk cpu0 MW4 06216100:000015216100_NS 00000000 +679 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0108 ALLOC 0x000015216100_NS +679 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0108 DIRTY 0x000015216100_NS +679 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000015216100_NS +679 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000015216100_NS +680 clk cpu0 IT (644) 0009bfbc:00001009bfbc d5033f9f O EL3h_s : DSB SY +680 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fe ALLOC 0x00001009bfc0 +680 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ff0 ALLOC 0x00001009bfc0 +681 clk cpu0 IT (645) 0009bfc0:00001009bfc0 d65f03c0 O EL3h_s : RET +682 clk cpu0 IT (646) 000184a0:0000100184a0 d2800020 O EL3h_s : MOV x0,#1 +682 clk cpu0 R X0 0000000000000001 +683 clk cpu0 IT (647) 000184a4:0000100184a4 94020d83 O EL3h_s : BL 0x9bab0 +683 clk cpu0 R X30 00000000000184A8 +683 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d4 ALLOC 0x00001009ba80 +683 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ea0 ALLOC 0x00001009ba80 +684 clk cpu0 IT (648) 0009bab0:00001009bab0 17ffeedd O EL3h_s : B 0x97624 +684 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +684 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +684 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +684 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0128 00000000100944c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010094000 +684 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00094000 EL3_s, nG asid=0:0x0010094000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +684 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00094000 EL3_s, nG asid=0:0x0010094000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +684 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b0 ALLOC 0x000010097600 +684 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d80 ALLOC 0x000010097600 +685 clk cpu0 IT (649) 00097624:000010097624 a9be53f5 O EL3h_s : STP x21,x20,[sp,#-0x20]! +685 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_10410000 +685 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_80858510 +685 clk cpu0 R SP_EL3 000000000384C4E0 +686 clk cpu0 IT (650) 00097628:000010097628 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +686 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_0001843c +686 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_000184a8 +687 clk cpu0 IT (651) 0009762c:00001009762c f0030bf3 O EL3h_s : ADRP x19,0x621662c +687 clk cpu0 R X19 0000000006216000 +688 clk cpu0 IT (652) 00097630:000010097630 91013273 O EL3h_s : ADD x19,x19,#0x4c +688 clk cpu0 R X19 000000000621604C +689 clk cpu0 IT (653) 00097634:000010097634 52800048 O EL3h_s : MOV w8,#2 +689 clk cpu0 R X8 0000000000000002 +690 clk cpu0 IT (654) 00097638:000010097638 aa1303f4 O EL3h_s : MOV x20,x19 +690 clk cpu0 R X20 000000000621604C +691 clk cpu0 IT (655) 0009763c:00001009763c aa1303f5 O EL3h_s : MOV x21,x19 +691 clk cpu0 R X21 000000000621604C +691 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b2 ALLOC 0x000010097640 +691 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d90 ALLOC 0x000010097640 +692 clk cpu0 IT (656) 00097640:000010097640 b8004e88 O EL3h_s : STR w8,[x20,#4]! +692 clk cpu0 MW4 06216050:000015216050_NS 00000002 +692 clk cpu0 R X20 0000000006216050 +692 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +692 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000015216040_NS +692 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000015216040_NS +692 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000015216040_NS +693 clk cpu0 IT (657) 00097644:000010097644 b80106a0 O EL3h_s : STR w0,[x21],#0x10 +693 clk cpu0 MW4 0621604c:00001521604c_NS 00000001 +693 clk cpu0 R X21 000000000621605C +694 clk cpu0 IT (658) 00097648:000010097648 2a0003e1 O EL3h_s : MOV w1,w0 +694 clk cpu0 R X1 0000000000000001 +695 clk cpu0 IT (659) 0009764c:00001009764c aa1503e0 O EL3h_s : MOV x0,x21 +695 clk cpu0 R X0 000000000621605C +696 clk cpu0 IT (660) 00097650:000010097650 94001749 O EL3h_s : BL 0x9d374 +696 clk cpu0 R X30 0000000000097654 +696 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009a ALLOC 0x00001009d340 +696 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14d0 ALLOC 0x00001009d340 +697 clk cpu0 IT (661) 0009d374:00001009d374 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +697 clk cpu0 MW8 0384c4c0:00001084c4c0_NS 00000000_06216050 +697 clk cpu0 R SP_EL3 000000000384C4C0 +698 clk cpu0 IT (662) 0009d378:00001009d378 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +698 clk cpu0 MW8 0384c4d0:00001084c4d0_NS 00000000_0621604c +698 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_00097654 +699 clk cpu0 IT (663) 0009d37c:00001009d37c 2a0103f4 O EL3h_s : MOV w20,w1 +699 clk cpu0 R X20 0000000000000001 +699 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009c ALLOC 0x00001009d380 +699 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14e0 ALLOC 0x00001009d380 +700 clk cpu0 IT (664) 0009d380:00001009d380 aa0003f3 O EL3h_s : MOV x19,x0 +700 clk cpu0 R X19 000000000621605C +701 clk cpu0 IT (665) 0009d384:00001009d384 940027b7 O EL3h_s : BL 0xa7260 +701 clk cpu0 R X30 000000000009D388 +701 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0192 ALLOC 0x0000100a7240 +701 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c90 ALLOC 0x0000100a7240 +702 clk cpu0 IT (666) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +702 clk cpu0 R X0 0000000000000000 +703 clk cpu0 IT (667) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +703 clk cpu0 R cpsr 800007cd +704 clk cpu0 IT (668) 0009d388:00001009d388 b9000fe0 O EL3h_s : STR w0,[sp,#0xc] +704 clk cpu0 MW4 0384c4cc:00001084c4cc_NS 00000000 +704 clk cpu0 R cpsr 800003cd +705 clk cpu0 IT (669) 0009d38c:00001009d38c b9400fe8 O EL3h_s : LDR w8,[sp,#0xc] +705 clk cpu0 MR4 0384c4cc:00001084c4cc_NS 00000000 +705 clk cpu0 R X8 0000000000000000 +706 clk cpu0 IT (670) 0009d390:00001009d390 91000e69 O EL3h_s : ADD x9,x19,#3 +706 clk cpu0 R X9 000000000621605F +707 clk cpu0 IT (671) 0009d394:00001009d394 38686928 O EL3h_s : LDRB w8,[x9,x8] +707 clk cpu0 MR1 0621605f:00001521605f_NS 00 +707 clk cpu0 R X8 0000000000000000 +708 clk cpu0 IT (672) 0009d398:00001009d398 b9400fea O EL3h_s : LDR w10,[sp,#0xc] +708 clk cpu0 MR4 0384c4cc:00001084c4cc_NS 00000000 +708 clk cpu0 R X10 0000000000000000 +709 clk cpu0 IT (673) 0009d39c:00001009d39c 2a2803e8 O EL3h_s : MVN w8,w8 +709 clk cpu0 R X8 00000000FFFFFFFF +710 clk cpu0 IT (674) 0009d3a0:00001009d3a0 382a6928 O EL3h_s : STRB w8,[x9,x10] +710 clk cpu0 MW1 0621605f:00001521605f_NS ff +711 clk cpu0 IT (675) 0009d3a4:00001009d3a4 d5033f9f O EL3h_s : DSB SY +712 clk cpu0 IT (676) 0009d3a8:00001009d3a8 aa1303e0 O EL3h_s : MOV x0,x19 +712 clk cpu0 R X0 000000000621605C +713 clk cpu0 IT (677) 0009d3ac:00001009d3ac 97ffed6c O EL3h_s : BL 0x9895c +713 clk cpu0 R X30 000000000009D3B0 +713 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004a ALLOC 0x000010098940 +713 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0250 ALLOC 0x000010098940 +714 clk cpu0 IT (678) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c +714 clk cpu0 R X8 0000000006216000 +715 clk cpu0 IT (679) 00098960:000010098960 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +715 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +715 clk cpu0 R X8 0000000000000001 +716 clk cpu0 IT (680) 00098964:000010098964 7100091f O EL3h_s : CMP w8,#2 +716 clk cpu0 R cpsr 800003cd +717 clk cpu0 IT (681) 00098968:000010098968 54000043 O EL3h_s : B.CC 0x98970 +718 clk cpu0 IT (682) 00098970:000010098970 d65f03c0 O EL3h_s : RET +719 clk cpu0 IT (683) 0009d3b0:00001009d3b0 39400668 O EL3h_s : LDRB w8,[x19,#1] +719 clk cpu0 MR1 0621605d:00001521605d_NS 00 +719 clk cpu0 R X8 0000000000000000 +720 clk cpu0 IT (684) 0009d3b4:00001009d3b4 11000508 O EL3h_s : ADD w8,w8,#1 +720 clk cpu0 R X8 0000000000000001 +721 clk cpu0 IT (685) 0009d3b8:00001009d3b8 39000668 O EL3h_s : STRB w8,[x19,#1] +721 clk cpu0 MW1 0621605d:00001521605d_NS 01 +722 clk cpu0 IT (686) 0009d3bc:00001009d3bc 39400668 O EL3h_s : LDRB w8,[x19,#1] +722 clk cpu0 MR1 0621605d:00001521605d_NS 01 +722 clk cpu0 R X8 0000000000000001 +722 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009e ALLOC 0x00001009d3c0 +722 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14f0 ALLOC 0x00001009d3c0 +723 clk cpu0 IT (687) 0009d3c0:00001009d3c0 6b14011f O EL3h_s : CMP w8,w20 +723 clk cpu0 R cpsr 600003cd +724 clk cpu0 IS (688) 0009d3c4:00001009d3c4 540002c1 O EL3h_s : B.NE 0x9d41c +725 clk cpu0 IT (689) 0009d3c8:00001009d3c8 3900067f O EL3h_s : STRB wzr,[x19,#1] +725 clk cpu0 MW1 0621605d:00001521605d_NS 00 +726 clk cpu0 IT (690) 0009d3cc:00001009d3cc b9000bff O EL3h_s : STR wzr,[sp,#8] +726 clk cpu0 MW4 0384c4c8:00001084c4c8_NS 00000000 +727 clk cpu0 IT (691) 0009d3d0:00001009d3d0 b0030bc8 O EL3h_s : ADRP x8,0x62163d0 +727 clk cpu0 R X8 0000000006216000 +728 clk cpu0 IT (692) 0009d3d4:00001009d3d4 b9400be9 O EL3h_s : LDR w9,[sp,#8] +728 clk cpu0 MR4 0384c4c8:00001084c4c8_NS 00000000 +728 clk cpu0 R X9 0000000000000000 +729 clk cpu0 IT (693) 0009d3d8:00001009d3d8 b9404d0a O EL3h_s : LDR w10,[x8,#0x4c] +729 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +729 clk cpu0 R X10 0000000000000001 +730 clk cpu0 IT (694) 0009d3dc:00001009d3dc 6b0a013f O EL3h_s : CMP w9,w10 +730 clk cpu0 R cpsr 800003cd +731 clk cpu0 IS (695) 0009d3e0:00001009d3e0 54000142 O EL3h_s : B.CS 0x9d408 +732 clk cpu0 IT (696) 0009d3e4:00001009d3e4 b9400fe9 O EL3h_s : LDR w9,[sp,#0xc] +732 clk cpu0 MR4 0384c4cc:00001084c4cc_NS 00000000 +732 clk cpu0 R X9 0000000000000000 +733 clk cpu0 IT (697) 0009d3e8:00001009d3e8 91000e6a O EL3h_s : ADD x10,x19,#3 +733 clk cpu0 R X10 000000000621605F +734 clk cpu0 IT (698) 0009d3ec:00001009d3ec 38696949 O EL3h_s : LDRB w9,[x10,x9] +734 clk cpu0 MR1 0621605f:00001521605f_NS ff +734 clk cpu0 R X9 00000000000000FF +735 clk cpu0 IT (699) 0009d3f0:00001009d3f0 b9400beb O EL3h_s : LDR w11,[sp,#8] +735 clk cpu0 MR4 0384c4c8:00001084c4c8_NS 00000000 +735 clk cpu0 R X11 0000000000000000 +736 clk cpu0 IT (700) 0009d3f4:00001009d3f4 382b6949 O EL3h_s : STRB w9,[x10,x11] +736 clk cpu0 MW1 0621605f:00001521605f_NS ff +737 clk cpu0 IT (701) 0009d3f8:00001009d3f8 b9400be9 O EL3h_s : LDR w9,[sp,#8] +737 clk cpu0 MR4 0384c4c8:00001084c4c8_NS 00000000 +737 clk cpu0 R X9 0000000000000000 +738 clk cpu0 IT (702) 0009d3fc:00001009d3fc 11000529 O EL3h_s : ADD w9,w9,#1 +738 clk cpu0 R X9 0000000000000001 +738 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a0 ALLOC 0x00001009d400 +738 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1500 ALLOC 0x00001009d400 +739 clk cpu0 IT (703) 0009d400:00001009d400 b9000be9 O EL3h_s : STR w9,[sp,#8] +739 clk cpu0 MW4 0384c4c8:00001084c4c8_NS 00000001 +740 clk cpu0 IT (704) 0009d404:00001009d404 17fffff4 O EL3h_s : B 0x9d3d4 +741 clk cpu0 IT (705) 0009d3d4:00001009d3d4 b9400be9 O EL3h_s : LDR w9,[sp,#8] +741 clk cpu0 MR4 0384c4c8:00001084c4c8_NS 00000001 +741 clk cpu0 R X9 0000000000000001 +742 clk cpu0 IT (706) 0009d3d8:00001009d3d8 b9404d0a O EL3h_s : LDR w10,[x8,#0x4c] +742 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +742 clk cpu0 R X10 0000000000000001 +743 clk cpu0 IT (707) 0009d3dc:00001009d3dc 6b0a013f O EL3h_s : CMP w9,w10 +743 clk cpu0 R cpsr 600003cd +744 clk cpu0 IT (708) 0009d3e0:00001009d3e0 54000142 O EL3h_s : B.CS 0x9d408 +745 clk cpu0 IT (709) 0009d408:00001009d408 d5033fbf O EL3h_s : DMB SY +746 clk cpu0 IT (710) 0009d40c:00001009d40c b9400fe8 O EL3h_s : LDR w8,[sp,#0xc] +746 clk cpu0 MR4 0384c4cc:00001084c4cc_NS 00000000 +746 clk cpu0 R X8 0000000000000000 +747 clk cpu0 IT (711) 0009d410:00001009d410 8b080268 O EL3h_s : ADD x8,x19,x8 +747 clk cpu0 R X8 000000000621605C +748 clk cpu0 IT (712) 0009d414:00001009d414 39400d08 O EL3h_s : LDRB w8,[x8,#3] +748 clk cpu0 MR1 0621605f:00001521605f_NS ff +748 clk cpu0 R X8 00000000000000FF +749 clk cpu0 IT (713) 0009d418:00001009d418 39000a68 O EL3h_s : STRB w8,[x19,#2] +749 clk cpu0 MW1 0621605e:00001521605e_NS ff +750 clk cpu0 IT (714) 0009d41c:00001009d41c d5033f9f O EL3h_s : DSB SY +751 clk cpu0 IT (715) 0009d420:00001009d420 aa1303e0 O EL3h_s : MOV x0,x19 +751 clk cpu0 R X0 000000000621605C +752 clk cpu0 IT (716) 0009d424:00001009d424 97fff985 O EL3h_s : BL 0x9ba38 +752 clk cpu0 R X30 000000000009D428 +752 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d0 ALLOC 0x00001009ba00 +752 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e80 ALLOC 0x00001009ba00 +753 clk cpu0 IT (717) 0009ba38:00001009ba38 d5033fbf O EL3h_s : DMB SY +754 clk cpu0 IT (718) 0009ba3c:00001009ba3c f0030bc8 O EL3h_s : ADRP x8,0x6216a3c +754 clk cpu0 R X8 0000000006216000 +754 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d2 ALLOC 0x00001009ba40 +754 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e90 ALLOC 0x00001009ba40 +755 clk cpu0 IT (719) 0009ba40:00001009ba40 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +755 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +755 clk cpu0 R X8 0000000000000001 +756 clk cpu0 IT (720) 0009ba44:00001009ba44 7100091f O EL3h_s : CMP w8,#2 +756 clk cpu0 R cpsr 800003cd +757 clk cpu0 IT (721) 0009ba48:00001009ba48 54000083 O EL3h_s : B.CC 0x9ba58 +758 clk cpu0 IT (722) 0009ba58:00001009ba58 d65f03c0 O EL3h_s : RET +759 clk cpu0 IT (723) 0009d428:00001009d428 39400a68 O EL3h_s : LDRB w8,[x19,#2] +759 clk cpu0 MR1 0621605e:00001521605e_NS ff +759 clk cpu0 R X8 00000000000000FF +760 clk cpu0 IT (724) 0009d42c:00001009d42c b9400fe9 O EL3h_s : LDR w9,[sp,#0xc] +760 clk cpu0 MR4 0384c4cc:00001084c4cc_NS 00000000 +760 clk cpu0 R X9 0000000000000000 +761 clk cpu0 IT (725) 0009d430:00001009d430 8b090269 O EL3h_s : ADD x9,x19,x9 +761 clk cpu0 R X9 000000000621605C +762 clk cpu0 IT (726) 0009d434:00001009d434 39400d29 O EL3h_s : LDRB w9,[x9,#3] +762 clk cpu0 MR1 0621605f:00001521605f_NS ff +762 clk cpu0 R X9 00000000000000FF +763 clk cpu0 IT (727) 0009d438:00001009d438 6b09011f O EL3h_s : CMP w8,w9 +763 clk cpu0 R cpsr 600003cd +764 clk cpu0 IT (728) 0009d43c:00001009d43c 54000060 O EL3h_s : B.EQ 0x9d448 +764 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a2 ALLOC 0x00001009d440 +764 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1510 ALLOC 0x00001009d440 +765 clk cpu0 IT (729) 0009d448:00001009d448 d5033fbf O EL3h_s : DMB SY +766 clk cpu0 IT (730) 0009d44c:00001009d44c a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +766 clk cpu0 MR8 0384c4d0:00001084c4d0_NS 00000000_0621604c +766 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_00097654 +766 clk cpu0 R X19 000000000621604C +766 clk cpu0 R X30 0000000000097654 +767 clk cpu0 IT (731) 0009d450:00001009d450 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +767 clk cpu0 MR8 0384c4c0:00001084c4c0_NS 00000000_06216050 +767 clk cpu0 R SP_EL3 000000000384C4E0 +767 clk cpu0 R X20 0000000006216050 +768 clk cpu0 IT (732) 0009d454:00001009d454 d65f03c0 O EL3h_s : RET +769 clk cpu0 IT (733) 00097654:000010097654 d5033f9f O EL3h_s : DSB SY +770 clk cpu0 IT (734) 00097658:000010097658 aa1403e0 O EL3h_s : MOV x0,x20 +770 clk cpu0 R X0 0000000006216050 +771 clk cpu0 IT (735) 0009765c:00001009765c 940038e0 O EL3h_s : BL 0xa59dc +771 clk cpu0 R X30 0000000000097660 +772 clk cpu0 IT (736) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +773 clk cpu0 IT (737) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +773 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +773 clk cpu0 R DC CIVAC 00000000:06216050 +773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000015216040_NS +773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 CLEAN 0x000015216040_NS +773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +774 clk cpu0 IT (738) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +775 clk cpu0 IT (739) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +776 clk cpu0 IT (740) 00097660:000010097660 aa1303e0 O EL3h_s : MOV x0,x19 +776 clk cpu0 R X0 000000000621604C +777 clk cpu0 IT (741) 00097664:000010097664 940038de O EL3h_s : BL 0xa59dc +777 clk cpu0 R X30 0000000000097668 +778 clk cpu0 IT (742) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +779 clk cpu0 IT (743) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +779 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +779 clk cpu0 R DC CIVAC 00000000:0621604c +780 clk cpu0 IT (744) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +781 clk cpu0 IT (745) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +782 clk cpu0 IT (746) 00097668:000010097668 aa1503e0 O EL3h_s : MOV x0,x21 +782 clk cpu0 R X0 000000000621605C +783 clk cpu0 IT (747) 0009766c:00001009766c 940038dc O EL3h_s : BL 0xa59dc +783 clk cpu0 R X30 0000000000097670 +784 clk cpu0 IT (748) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +785 clk cpu0 IT (749) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +785 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +785 clk cpu0 R DC CIVAC 00000000:0621605c +786 clk cpu0 IT (750) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +787 clk cpu0 IT (751) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +788 clk cpu0 IT (752) 00097670:000010097670 d5033f9f O EL3h_s : DSB SY +789 clk cpu0 IT (753) 00097674:000010097674 a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +789 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_0001843c +789 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_000184a8 +789 clk cpu0 R X19 000000000001843C +789 clk cpu0 R X30 00000000000184A8 +790 clk cpu0 IT (754) 00097678:000010097678 a8c253f5 O EL3h_s : LDP x21,x20,[sp],#0x20 +790 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_10410000 +790 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_80858510 +790 clk cpu0 R SP_EL3 000000000384C500 +790 clk cpu0 R X20 0000000080858510 +790 clk cpu0 R X21 0000000010410000 +791 clk cpu0 IT (755) 0009767c:00001009767c d65f03c0 O EL3h_s : RET +792 clk cpu0 IT (756) 000184a8:0000100184a8 d2800000 O EL3h_s : MOV x0,#0 +792 clk cpu0 R X0 0000000000000000 +793 clk cpu0 IT (757) 000184ac:0000100184ac d2800000 O EL3h_s : MOV x0,#0 +793 clk cpu0 R X0 0000000000000000 +794 clk cpu0 IT (758) 000184b0:0000100184b0 9401f96b O EL3h_s : BL 0x96a5c +794 clk cpu0 R X30 00000000000184B4 +794 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0152 ALLOC 0x000010096a40 +794 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1a90 ALLOC 0x000010096a40 +795 clk cpu0 IT (759) 00096a5c:000010096a5c a9bf7bf3 O EL3h_s : STP x19,x30,[sp,#-0x10]! +795 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_0001843c +795 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_000184b4 +795 clk cpu0 R SP_EL3 000000000384C4F0 +796 clk cpu0 IT (760) 00096a60:000010096a60 f0fffda1 O EL3h_s : ADRP x1,0x4da60 +796 clk cpu0 R X1 000000000004D000 +797 clk cpu0 IT (761) 00096a64:000010096a64 2a0003f3 O EL3h_s : MOV w19,w0 +797 clk cpu0 R X19 0000000000000000 +798 clk cpu0 IT (762) 00096a68:000010096a68 91384421 O EL3h_s : ADD x1,x1,#0xe11 +798 clk cpu0 R X1 000000000004DE11 +799 clk cpu0 IT (763) 00096a6c:000010096a6c 52800020 O EL3h_s : MOV w0,#1 +799 clk cpu0 R X0 0000000000000001 +800 clk cpu0 IT (764) 00096a70:000010096a70 94001697 O EL3h_s : BL 0x9c4cc +800 clk cpu0 R X30 0000000000096A74 +800 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x00001009c4c0 +800 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1130 ALLOC 0x00001009c4c0 +801 clk cpu0 IT (765) 0009c4cc:00001009c4cc d10243ff O EL3h_s : SUB sp,sp,#0x90 +801 clk cpu0 R SP_EL3 000000000384C460 +802 clk cpu0 IT (766) 0009c4d0:00001009c4d0 d0030bc8 O EL3h_s : ADRP x8,0x62164d0 +802 clk cpu0 R X8 0000000006216000 +803 clk cpu0 IT (767) 0009c4d4:00001009c4d4 b940f908 O EL3h_s : LDR w8,[x8,#0xf8] +803 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +803 clk cpu0 R X8 0000000000000003 +804 clk cpu0 IT (768) 0009c4d8:00001009c4d8 a90753f5 O EL3h_s : STP x21,x20,[sp,#0x70] +804 clk cpu0 MW8 0384c4d0:00001084c4d0_NS 00000000_10410000 +804 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_80858510 +805 clk cpu0 IT (769) 0009c4dc:00001009c4dc a9087bf3 O EL3h_s : STP x19,x30,[sp,#0x80] +805 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00000000 +805 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_00096a74 +806 clk cpu0 IT (770) 0009c4e0:00001009c4e0 a9000fe2 O EL3h_s : STP x2,x3,[sp,#0] +806 clk cpu0 MW8 0384c460:00001084c460_NS 00000000_00000800 +806 clk cpu0 MW8 0384c468:00001084c468_NS 00000000_80000000 +806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 ALLOC 0x00001084c440_NS +806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 DIRTY 0x00001084c440_NS +806 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c440_NS +806 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c440_NS +807 clk cpu0 IT (771) 0009c4e4:00001009c4e4 6b00011f O EL3h_s : CMP w8,w0 +807 clk cpu0 R cpsr 200003cd +808 clk cpu0 IT (772) 0009c4e8:00001009c4e8 a90117e4 O EL3h_s : STP x4,x5,[sp,#0x10] +808 clk cpu0 MW8 0384c470:00001084c470_NS 00000000_00000001 +808 clk cpu0 MW8 0384c478:00001084c478_NS 00000000_00000000 +809 clk cpu0 IT (773) 0009c4ec:00001009c4ec a9021fe6 O EL3h_s : STP x6,x7,[sp,#0x20] +809 clk cpu0 MW8 0384c480:00001084c480_NS 00000000_00000000 +809 clk cpu0 MW8 0384c488:00001084c488_NS 00000000_00000000 +809 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0024 ALLOC 0x00001084c480_NS +809 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0024 DIRTY 0x00001084c480_NS +809 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c480_NS +809 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c480_NS +810 clk cpu0 IT (774) 0009c4f0:00001009c4f0 a9067fff O EL3h_s : STP xzr,xzr,[sp,#0x60] +810 clk cpu0 MW8 0384c4c0:00001084c4c0_NS 00000000_00000000 +810 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_00000000 +811 clk cpu0 IT (775) 0009c4f4:00001009c4f4 a9057fff O EL3h_s : STP xzr,xzr,[sp,#0x50] +811 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_00000000 +811 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_00000000 +812 clk cpu0 IS (776) 0009c4f8:00001009c4f8 54000423 O EL3h_s : B.CC 0x9c57c +813 clk cpu0 IT (777) 0009c4fc:00001009c4fc 90017b74 O EL3h_s : ADRP x20,0x30084fc +813 clk cpu0 R X20 0000000003008000 +813 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x00001009c500 +813 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1140 ALLOC 0x00001009c500 +814 clk cpu0 IT (778) 0009c500:00001009c500 9114a294 O EL3h_s : ADD x20,x20,#0x528 +814 clk cpu0 R X20 0000000003008528 +815 clk cpu0 IT (779) 0009c504:00001009c504 aa1403e0 O EL3h_s : MOV x0,x20 +815 clk cpu0 R X0 0000000003008528 +816 clk cpu0 IT (780) 0009c508:00001009c508 aa0103f3 O EL3h_s : MOV x19,x1 +816 clk cpu0 R X19 000000000004DE11 +817 clk cpu0 IT (781) 0009c50c:00001009c50c 97fff114 O EL3h_s : BL 0x9895c +817 clk cpu0 R X30 000000000009C510 +818 clk cpu0 IT (782) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c +818 clk cpu0 R X8 0000000006216000 +819 clk cpu0 IT (783) 00098960:000010098960 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +819 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +819 clk cpu0 R X8 0000000000000001 +819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +819 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +820 clk cpu0 IT (784) 00098964:000010098964 7100091f O EL3h_s : CMP w8,#2 +820 clk cpu0 R cpsr 800003cd +821 clk cpu0 IT (785) 00098968:000010098968 54000043 O EL3h_s : B.CC 0x98970 +822 clk cpu0 IT (786) 00098970:000010098970 d65f03c0 O EL3h_s : RET +823 clk cpu0 IT (787) 0009c510:00001009c510 910003e9 O EL3h_s : MOV x9,sp +823 clk cpu0 R X9 000000000384C460 +824 clk cpu0 IT (788) 0009c514:00001009c514 128005e8 O EL3h_s : MOV w8,#0xffffffd0 +824 clk cpu0 R X8 00000000FFFFFFD0 +825 clk cpu0 IT (789) 0009c518:00001009c518 910243ea O EL3h_s : ADD x10,sp,#0x90 +825 clk cpu0 R X10 000000000384C4F0 +826 clk cpu0 IT (790) 0009c51c:00001009c51c 9100c129 O EL3h_s : ADD x9,x9,#0x30 +826 clk cpu0 R X9 000000000384C490 +827 clk cpu0 IT (791) 0009c520:00001009c520 2a1f03e0 O EL3h_s : MOV w0,wzr +827 clk cpu0 R X0 0000000000000000 +828 clk cpu0 IT (792) 0009c524:00001009c524 2a1f03e1 O EL3h_s : MOV w1,wzr +828 clk cpu0 R X1 0000000000000000 +829 clk cpu0 IT (793) 0009c528:00001009c528 2a1f03e2 O EL3h_s : MOV w2,wzr +829 clk cpu0 R X2 0000000000000000 +830 clk cpu0 IT (794) 0009c52c:00001009c52c f90037e8 O EL3h_s : STR x8,[sp,#0x68] +830 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_ffffffd0 +831 clk cpu0 IT (795) 0009c530:00001009c530 a90527ea O EL3h_s : STP x10,x9,[sp,#0x50] +831 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_0384c4f0 +831 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_0384c490 +832 clk cpu0 IT (796) 0009c534:00001009c534 d503201f O EL3h_s : NOP +833 clk cpu0 IT (797) 0009c538:00001009c538 a945a3ea O EL3h_s : LDP x10,x8,[sp,#0x58] +833 clk cpu0 MR8 0384c4b8:00001084c4b8_NS 00000000_0384c490 +833 clk cpu0 MR8 0384c4c0:00001084c4c0_NS 00000000_00000000 +833 clk cpu0 R X8 0000000000000000 +833 clk cpu0 R X10 000000000384C490 +834 clk cpu0 IT (798) 0009c53c:00001009c53c f9402be9 O EL3h_s : LDR x9,[sp,#0x50] +834 clk cpu0 MR8 0384c4b0:00001084c4b0_NS 00000000_0384c4f0 +834 clk cpu0 R X9 000000000384C4F0 +834 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002a ALLOC 0x00001009c540 +834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1150 ALLOC 0x00001009c540 +835 clk cpu0 IT (799) 0009c540:00001009c540 f94037eb O EL3h_s : LDR x11,[sp,#0x68] +835 clk cpu0 MR8 0384c4c8:00001084c4c8_NS 00000000_ffffffd0 +835 clk cpu0 R X11 00000000FFFFFFD0 +836 clk cpu0 IT (800) 0009c544:00001009c544 2a0003f5 O EL3h_s : MOV w21,w0 +836 clk cpu0 R X21 0000000000000000 +837 clk cpu0 IT (801) 0009c548:00001009c548 9100c3e1 O EL3h_s : ADD x1,sp,#0x30 +837 clk cpu0 R X1 000000000384C490 +838 clk cpu0 IT (802) 0009c54c:00001009c54c aa1303e0 O EL3h_s : MOV x0,x19 +838 clk cpu0 R X0 000000000004DE11 +839 clk cpu0 IT (803) 0009c550:00001009c550 a903a3ea O EL3h_s : STP x10,x8,[sp,#0x38] +839 clk cpu0 MW8 0384c498:00001084c498_NS 00000000_0384c490 +839 clk cpu0 MW8 0384c4a0:00001084c4a0_NS 00000000_00000000 +840 clk cpu0 IT (804) 0009c554:00001009c554 f9001be9 O EL3h_s : STR x9,[sp,#0x30] +840 clk cpu0 MW8 0384c490:00001084c490_NS 00000000_0384c4f0 +841 clk cpu0 IT (805) 0009c558:00001009c558 f90027eb O EL3h_s : STR x11,[sp,#0x48] +841 clk cpu0 MW8 0384c4a8:00001084c4a8_NS 00000000_ffffffd0 +842 clk cpu0 IT (806) 0009c55c:00001009c55c 97ffd97b O EL3h_s : BL 0x92b48 +842 clk cpu0 R X30 000000000009C560 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +842 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +842 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +842 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +842 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0120 00000000100904c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010090000 +842 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00090000 EL3_s, nG asid=0:0x0010090000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +842 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00090000 EL3_s, nG asid=0:0x0010090000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000050210000 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +842 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +842 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015a ALLOC 0x000010092b40 +842 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ad0 ALLOC 0x000010092b40 +843 clk cpu0 IT (807) 00092b48:000010092b48 d10283ff O EL3h_s : SUB sp,sp,#0xa0 +843 clk cpu0 R SP_EL3 000000000384C3C0 +844 clk cpu0 IT (808) 00092b4c:000010092b4c a9097bf3 O EL3h_s : STP x19,x30,[sp,#0x90] +844 clk cpu0 MW8 0384c450:00001084c450_NS 00000000_0004de11 +844 clk cpu0 MW8 0384c458:00001084c458_NS 00000000_0009c560 +845 clk cpu0 IT (809) 00092b50:000010092b50 aa0103f3 O EL3h_s : MOV x19,x1 +845 clk cpu0 R X19 000000000384C490 +846 clk cpu0 IT (810) 00092b54:000010092b54 d0fffdc1 O EL3h_s : ADRP x1,0x4cb54 +846 clk cpu0 R X1 000000000004C000 +847 clk cpu0 IT (811) 00092b58:000010092b58 a90853f5 O EL3h_s : STP x21,x20,[sp,#0x80] +847 clk cpu0 MW8 0384c440:00001084c440_NS 00000000_00000000 +847 clk cpu0 MW8 0384c448:00001084c448_NS 00000000_03008528 +848 clk cpu0 IT (812) 00092b5c:000010092b5c aa0003f4 O EL3h_s : MOV x20,x0 +848 clk cpu0 R X20 000000000004DE11 +849 clk cpu0 IT (813) 00092b60:000010092b60 91002c21 O EL3h_s : ADD x1,x1,#0xb +849 clk cpu0 R X1 000000000004C00B +850 clk cpu0 IT (814) 00092b64:000010092b64 910013e0 O EL3h_s : ADD x0,sp,#4 +850 clk cpu0 R X0 000000000384C3C4 +851 clk cpu0 IT (815) 00092b68:000010092b68 52800762 O EL3h_s : MOV w2,#0x3b +851 clk cpu0 R X2 000000000000003B +852 clk cpu0 IT (816) 00092b6c:000010092b6c f90023fc O EL3h_s : STR x28,[sp,#0x40] +852 clk cpu0 MW8 0384c400:00001084c400_NS 00000000_00000000 +852 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 INVAL 0x000050230400 +852 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 ALLOC 0x00001084c400_NS +852 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 DIRTY 0x00001084c400_NS +852 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c400_NS +852 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c400_NS +853 clk cpu0 IT (817) 00092b70:000010092b70 a9056bfb O EL3h_s : STP x27,x26,[sp,#0x50] +853 clk cpu0 MW8 0384c410:00001084c410_NS 00000000_00000000 +853 clk cpu0 MW8 0384c418:00001084c418_NS 00000000_00000000 +854 clk cpu0 IT (818) 00092b74:000010092b74 a90663f9 O EL3h_s : STP x25,x24,[sp,#0x60] +854 clk cpu0 MW8 0384c420:00001084c420_NS 00000000_00000000 +854 clk cpu0 MW8 0384c428:00001084c428_NS 00000000_00000000 +855 clk cpu0 IT (819) 00092b78:000010092b78 a9075bf7 O EL3h_s : STP x23,x22,[sp,#0x70] +855 clk cpu0 MW8 0384c430:00001084c430_NS 00000000_00000000 +855 clk cpu0 MW8 0384c438:00001084c438_NS 00000000_00003fff +856 clk cpu0 IT (820) 00092b7c:000010092b7c 97fdf655 O EL3h_s : BL 0x104d0 +856 clk cpu0 R X30 0000000000092B80 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +856 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +856 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +856 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +856 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0020 00000000100104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010010000 +856 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00010000 EL3_s, nG asid=0:0x0010010000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +856 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00010000 EL3_s, nG asid=0:0x0010010000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000050210000 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c1a0000 +856 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0027 ALLOC 0x0000100104c0 +856 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0130 ALLOC 0x0000100104c0 +857 clk cpu0 IT (821) 000104d0:0000100104d0 a9bf7bf3 O EL3h_s : STP x19,x30,[sp,#-0x10]! +857 clk cpu0 MW8 0384c3b0:00001084c3b0_NS 00000000_0384c490 +857 clk cpu0 MW8 0384c3b8:00001084c3b8_NS 00000000_00092b80 +857 clk cpu0 R SP_EL3 000000000384C3B0 +857 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001c ALLOC 0x00001084c380_NS +857 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001c DIRTY 0x00001084c380_NS +857 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c380_NS +857 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c380_NS +858 clk cpu0 IT (822) 000104d4:0000100104d4 aa0003f3 O EL3h_s : MOV x19,x0 +858 clk cpu0 R X19 000000000384C3C4 +859 clk cpu0 IT (823) 000104d8:0000100104d8 9400002b O EL3h_s : BL 0x10584 +859 clk cpu0 R X30 00000000000104DC +859 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002c ALLOC 0x000010010580 +859 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0160 ALLOC 0x000010010580 +860 clk cpu0 IT (824) 00010584:000010010584 f100105f O EL3h_s : CMP x2,#4 +860 clk cpu0 R cpsr 200003cd +861 clk cpu0 IS (825) 00010588:000010010588 54000643 O EL3h_s : B.CC 0x10650 +862 clk cpu0 IT (826) 0001058c:00001001058c f240041f O EL3h_s : TST x0,#3 +862 clk cpu0 R cpsr 400003cd +863 clk cpu0 IT (827) 00010590:000010010590 54000320 O EL3h_s : B.EQ 0x105f4 +863 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002e ALLOC 0x0000100105c0 +863 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0170 ALLOC 0x0000100105c0 +864 clk cpu0 IT (828) 000105f4:0000100105f4 7200042a O EL3h_s : ANDS w10,w1,#3 +864 clk cpu0 R cpsr 000003cd +864 clk cpu0 R X10 0000000000000003 +865 clk cpu0 IS (829) 000105f8:0000100105f8 54000440 O EL3h_s : B.EQ 0x10680 +866 clk cpu0 IT (830) 000105fc:0000100105fc 52800409 O EL3h_s : MOV w9,#0x20 +866 clk cpu0 R X9 0000000000000020 +866 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0030 ALLOC 0x000010010600 +866 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0180 ALLOC 0x000010010600 +867 clk cpu0 IT (831) 00010600:000010010600 cb0a0028 O EL3h_s : SUB x8,x1,x10 +867 clk cpu0 R X8 000000000004C008 +868 clk cpu0 IT (832) 00010604:000010010604 f100105f O EL3h_s : CMP x2,#4 +868 clk cpu0 R cpsr 200003cd +869 clk cpu0 IT (833) 00010608:000010010608 4b0a0d29 O EL3h_s : SUB w9,w9,w10,LSL #3 +869 clk cpu0 R X9 0000000000000008 +870 clk cpu0 IS (834) 0001060c:00001001060c 540001c3 O EL3h_s : B.CC 0x10644 +871 clk cpu0 IT (835) 00010610:000010010610 b940010c O EL3h_s : LDR w12,[x8,#0] +871 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +871 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +871 clk cpu0 TTW DTLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +871 clk cpu0 TTW DTLB LPAE 1:3 00002c1a0098 000000001004c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001004c000 +871 clk cpu0 MR4 0004c008:00001004c008 0a00000a +871 clk cpu0 R X12 000000000A00000A +871 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0004c000 EL3_s, nG asid=0:0x001004c000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +871 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0004c000 EL3_s, nG asid=0:0x001004c000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c1a0000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000050210000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 ALLOC 0x00002c1a0080 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00001004c000 +871 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0020 ALLOC 0x00002c1a0080 +871 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1000 ALLOC 0x00001004c000 +872 clk cpu0 IT (836) 00010614:000010010614 531d714a O EL3h_s : UBFIZ w10,w10,#3,#29 +872 clk cpu0 R X10 0000000000000018 +873 clk cpu0 IT (837) 00010618:000010010618 aa0203eb O EL3h_s : MOV x11,x2 +873 clk cpu0 R X11 000000000000003B +874 clk cpu0 IT (838) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +874 clk cpu0 MR4 0004c00c:00001004c00c 6f727245 +874 clk cpu0 R X8 000000000004C00C +874 clk cpu0 R X13 000000006F727245 +875 clk cpu0 IT (839) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +875 clk cpu0 R X12 000000000000000A +876 clk cpu0 IT (840) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +876 clk cpu0 R X11 0000000000000037 +877 clk cpu0 IT (841) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +877 clk cpu0 R cpsr 200003cd +878 clk cpu0 IT (842) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +878 clk cpu0 R X14 0000000072724500 +879 clk cpu0 IT (843) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +879 clk cpu0 R X12 000000007272450A +880 clk cpu0 IT (844) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +880 clk cpu0 MW4 0384c3c4:00001084c3c4_NS 7272450a +880 clk cpu0 R X0 000000000384C3C8 +880 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001e ALLOC 0x00001084c3c0_NS +880 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001e DIRTY 0x00001084c3c0_NS +880 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c3c0_NS +880 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c3c0_NS +881 clk cpu0 IT (845) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +881 clk cpu0 R X12 000000006F727245 +882 clk cpu0 IT (846) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +883 clk cpu0 IT (847) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +883 clk cpu0 MR4 0004c010:00001004c010 49203a72 +883 clk cpu0 R X8 000000000004C010 +883 clk cpu0 R X13 0000000049203A72 +884 clk cpu0 IT (848) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +884 clk cpu0 R X12 000000000000006F +885 clk cpu0 IT (849) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +885 clk cpu0 R X11 0000000000000033 +886 clk cpu0 IT (850) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +886 clk cpu0 R cpsr 200003cd +887 clk cpu0 IT (851) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +887 clk cpu0 R X14 00000000203A7200 +888 clk cpu0 IT (852) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +888 clk cpu0 R X12 00000000203A726F +889 clk cpu0 IT (853) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +889 clk cpu0 MW4 0384c3c8:00001084c3c8_NS 203a726f +889 clk cpu0 R X0 000000000384C3CC +890 clk cpu0 IT (854) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +890 clk cpu0 R X12 0000000049203A72 +891 clk cpu0 IT (855) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +892 clk cpu0 IT (856) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +892 clk cpu0 MR4 0004c014:00001004c014 67656c6c +892 clk cpu0 R X8 000000000004C014 +892 clk cpu0 R X13 0000000067656C6C +893 clk cpu0 IT (857) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +893 clk cpu0 R X12 0000000000000049 +894 clk cpu0 IT (858) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +894 clk cpu0 R X11 000000000000002F +895 clk cpu0 IT (859) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +895 clk cpu0 R cpsr 200003cd +896 clk cpu0 IT (860) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +896 clk cpu0 R X14 00000000656C6C00 +897 clk cpu0 IT (861) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +897 clk cpu0 R X12 00000000656C6C49 +898 clk cpu0 IT (862) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +898 clk cpu0 MW4 0384c3cc:00001084c3cc_NS 656c6c49 +898 clk cpu0 R X0 000000000384C3D0 +899 clk cpu0 IT (863) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +899 clk cpu0 R X12 0000000067656C6C +900 clk cpu0 IT (864) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +901 clk cpu0 IT (865) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +901 clk cpu0 MR4 0004c018:00001004c018 66206c61 +901 clk cpu0 R X8 000000000004C018 +901 clk cpu0 R X13 0000000066206C61 +902 clk cpu0 IT (866) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +902 clk cpu0 R X12 0000000000000067 +903 clk cpu0 IT (867) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +903 clk cpu0 R X11 000000000000002B +904 clk cpu0 IT (868) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +904 clk cpu0 R cpsr 200003cd +905 clk cpu0 IT (869) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +905 clk cpu0 R X14 00000000206C6100 +906 clk cpu0 IT (870) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +906 clk cpu0 R X12 00000000206C6167 +907 clk cpu0 IT (871) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +907 clk cpu0 MW4 0384c3d0:00001084c3d0_NS 206c6167 +907 clk cpu0 R X0 000000000384C3D4 +908 clk cpu0 IT (872) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +908 clk cpu0 R X12 0000000066206C61 +909 clk cpu0 IT (873) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +910 clk cpu0 IT (874) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +910 clk cpu0 MR4 0004c01c:00001004c01c 616d726f +910 clk cpu0 R X8 000000000004C01C +910 clk cpu0 R X13 00000000616D726F +911 clk cpu0 IT (875) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +911 clk cpu0 R X12 0000000000000066 +912 clk cpu0 IT (876) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +912 clk cpu0 R X11 0000000000000027 +913 clk cpu0 IT (877) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +913 clk cpu0 R cpsr 200003cd +914 clk cpu0 IT (878) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +914 clk cpu0 R X14 000000006D726F00 +915 clk cpu0 IT (879) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +915 clk cpu0 R X12 000000006D726F66 +916 clk cpu0 IT (880) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +916 clk cpu0 MW4 0384c3d4:00001084c3d4_NS 6d726f66 +916 clk cpu0 R X0 000000000384C3D8 +917 clk cpu0 IT (881) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +917 clk cpu0 R X12 00000000616D726F +918 clk cpu0 IT (882) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +919 clk cpu0 IT (883) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +919 clk cpu0 MR4 0004c020:00001004c020 70732074 +919 clk cpu0 R X8 000000000004C020 +919 clk cpu0 R X13 0000000070732074 +920 clk cpu0 IT (884) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +920 clk cpu0 R X12 0000000000000061 +921 clk cpu0 IT (885) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +921 clk cpu0 R X11 0000000000000023 +922 clk cpu0 IT (886) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +922 clk cpu0 R cpsr 200003cd +923 clk cpu0 IT (887) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +923 clk cpu0 R X14 0000000073207400 +924 clk cpu0 IT (888) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +924 clk cpu0 R X12 0000000073207461 +925 clk cpu0 IT (889) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +925 clk cpu0 MW4 0384c3d8:00001084c3d8_NS 73207461 +925 clk cpu0 R X0 000000000384C3DC +926 clk cpu0 IT (890) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +926 clk cpu0 R X12 0000000070732074 +927 clk cpu0 IT (891) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +928 clk cpu0 IT (892) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +928 clk cpu0 MR4 0004c024:00001004c024 66696365 +928 clk cpu0 R X8 000000000004C024 +928 clk cpu0 R X13 0000000066696365 +929 clk cpu0 IT (893) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +929 clk cpu0 R X12 0000000000000070 +930 clk cpu0 IT (894) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +930 clk cpu0 R X11 000000000000001F +931 clk cpu0 IT (895) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +931 clk cpu0 R cpsr 200003cd +932 clk cpu0 IT (896) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +932 clk cpu0 R X14 0000000069636500 +933 clk cpu0 IT (897) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +933 clk cpu0 R X12 0000000069636570 +934 clk cpu0 IT (898) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +934 clk cpu0 MW4 0384c3dc:00001084c3dc_NS 69636570 +934 clk cpu0 R X0 000000000384C3E0 +935 clk cpu0 IT (899) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +935 clk cpu0 R X12 0000000066696365 +936 clk cpu0 IT (900) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +937 clk cpu0 IT (901) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +937 clk cpu0 MR4 0004c028:00001004c028 20726569 +937 clk cpu0 R X8 000000000004C028 +937 clk cpu0 R X13 0000000020726569 +938 clk cpu0 IT (902) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +938 clk cpu0 R X12 0000000000000066 +939 clk cpu0 IT (903) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +939 clk cpu0 R X11 000000000000001B +940 clk cpu0 IT (904) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +940 clk cpu0 R cpsr 200003cd +941 clk cpu0 IT (905) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +941 clk cpu0 R X14 0000000072656900 +942 clk cpu0 IT (906) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +942 clk cpu0 R X12 0000000072656966 +943 clk cpu0 IT (907) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +943 clk cpu0 MW4 0384c3e0:00001084c3e0_NS 72656966 +943 clk cpu0 R X0 000000000384C3E4 +944 clk cpu0 IT (908) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +944 clk cpu0 R X12 0000000020726569 +945 clk cpu0 IT (909) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +946 clk cpu0 IT (910) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +946 clk cpu0 MR4 0004c02c:00001004c02c 64657375 +946 clk cpu0 R X8 000000000004C02C +946 clk cpu0 R X13 0000000064657375 +947 clk cpu0 IT (911) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +947 clk cpu0 R X12 0000000000000020 +948 clk cpu0 IT (912) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +948 clk cpu0 R X11 0000000000000017 +949 clk cpu0 IT (913) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +949 clk cpu0 R cpsr 200003cd +950 clk cpu0 IT (914) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +950 clk cpu0 R X14 0000000065737500 +951 clk cpu0 IT (915) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +951 clk cpu0 R X12 0000000065737520 +952 clk cpu0 IT (916) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +952 clk cpu0 MW4 0384c3e4:00001084c3e4_NS 65737520 +952 clk cpu0 R X0 000000000384C3E8 +953 clk cpu0 IT (917) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +953 clk cpu0 R X12 0000000064657375 +954 clk cpu0 IT (918) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +955 clk cpu0 IT (919) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +955 clk cpu0 MR4 0004c030:00001004c030 5f27203a +955 clk cpu0 R X8 000000000004C030 +955 clk cpu0 R X13 000000005F27203A +956 clk cpu0 IT (920) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +956 clk cpu0 R X12 0000000000000064 +957 clk cpu0 IT (921) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +957 clk cpu0 R X11 0000000000000013 +958 clk cpu0 IT (922) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +958 clk cpu0 R cpsr 200003cd +959 clk cpu0 IT (923) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +959 clk cpu0 R X14 0000000027203A00 +960 clk cpu0 IT (924) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +960 clk cpu0 R X12 0000000027203A64 +961 clk cpu0 IT (925) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +961 clk cpu0 MW4 0384c3e8:00001084c3e8_NS 27203a64 +961 clk cpu0 R X0 000000000384C3EC +962 clk cpu0 IT (926) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +962 clk cpu0 R X12 000000005F27203A +963 clk cpu0 IT (927) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +964 clk cpu0 IT (928) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +964 clk cpu0 MR4 0004c034:00001004c034 45202e27 +964 clk cpu0 R X8 000000000004C034 +964 clk cpu0 R X13 0000000045202E27 +965 clk cpu0 IT (929) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +965 clk cpu0 R X12 000000000000005F +966 clk cpu0 IT (930) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +966 clk cpu0 R X11 000000000000000F +967 clk cpu0 IT (931) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +967 clk cpu0 R cpsr 200003cd +968 clk cpu0 IT (932) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +968 clk cpu0 R X14 00000000202E2700 +969 clk cpu0 IT (933) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +969 clk cpu0 R X12 00000000202E275F +970 clk cpu0 IT (934) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +970 clk cpu0 MW4 0384c3ec:00001084c3ec_NS 202e275f +970 clk cpu0 R X0 000000000384C3F0 +971 clk cpu0 IT (935) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +971 clk cpu0 R X12 0000000045202E27 +972 clk cpu0 IT (936) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +973 clk cpu0 IT (937) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +973 clk cpu0 MR4 0004c038:00001004c038 6e69646e +973 clk cpu0 R X8 000000000004C038 +973 clk cpu0 R X13 000000006E69646E +974 clk cpu0 IT (938) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +974 clk cpu0 R X12 0000000000000045 +975 clk cpu0 IT (939) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +975 clk cpu0 R X11 000000000000000B +976 clk cpu0 IT (940) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +976 clk cpu0 R cpsr 200003cd +977 clk cpu0 IT (941) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +977 clk cpu0 R X14 0000000069646E00 +978 clk cpu0 IT (942) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +978 clk cpu0 R X12 0000000069646E45 +979 clk cpu0 IT (943) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +979 clk cpu0 MW4 0384c3f0:00001084c3f0_NS 69646e45 +979 clk cpu0 R X0 000000000384C3F4 +980 clk cpu0 IT (944) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +980 clk cpu0 R X12 000000006E69646E +981 clk cpu0 IT (945) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +982 clk cpu0 IT (946) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +982 clk cpu0 MR4 0004c03c:00001004c03c 65542067 +982 clk cpu0 R X8 000000000004C03C +982 clk cpu0 R X13 0000000065542067 +983 clk cpu0 IT (947) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +983 clk cpu0 R X12 000000000000006E +984 clk cpu0 IT (948) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +984 clk cpu0 R X11 0000000000000007 +985 clk cpu0 IT (949) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +985 clk cpu0 R cpsr 200003cd +986 clk cpu0 IT (950) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +986 clk cpu0 R X14 0000000054206700 +987 clk cpu0 IT (951) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +987 clk cpu0 R X12 000000005420676E +988 clk cpu0 IT (952) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +988 clk cpu0 MW4 0384c3f4:00001084c3f4_NS 5420676e +988 clk cpu0 R X0 000000000384C3F8 +989 clk cpu0 IT (953) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +989 clk cpu0 R X12 0000000065542067 +990 clk cpu0 IT (954) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +991 clk cpu0 IT (955) 0001061c:00001001061c b8404d0d O EL3h_s : LDR w13,[x8,#4]! +991 clk cpu0 MR4 0004c040:00001004c040 0a2e7473 +991 clk cpu0 R X8 000000000004C040 +991 clk cpu0 R X13 000000000A2E7473 +991 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x000061070040 +991 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x00001004c040 +991 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1011 ALLOC 0x00001004c040 +992 clk cpu0 IT (956) 00010620:000010010620 1aca258c O EL3h_s : LSR w12,w12,w10 +992 clk cpu0 R X12 0000000000000065 +993 clk cpu0 IT (957) 00010624:000010010624 d100116b O EL3h_s : SUB x11,x11,#4 +993 clk cpu0 R X11 0000000000000003 +994 clk cpu0 IT (958) 00010628:000010010628 f1000d7f O EL3h_s : CMP x11,#3 +994 clk cpu0 R cpsr 600003cd +995 clk cpu0 IT (959) 0001062c:00001001062c 1ac921ae O EL3h_s : LSL w14,w13,w9 +995 clk cpu0 R X14 000000002E747300 +996 clk cpu0 IT (960) 00010630:000010010630 2a0c01cc O EL3h_s : ORR w12,w14,w12 +996 clk cpu0 R X12 000000002E747365 +997 clk cpu0 IT (961) 00010634:000010010634 b800440c O EL3h_s : STR w12,[x0],#4 +997 clk cpu0 MW4 0384c3f8:00001084c3f8_NS 2e747365 +997 clk cpu0 R X0 000000000384C3FC +998 clk cpu0 IT (962) 00010638:000010010638 2a0d03ec O EL3h_s : MOV w12,w13 +998 clk cpu0 R X12 000000000A2E7473 +999 clk cpu0 IS (963) 0001063c:00001001063c 54ffff08 O EL3h_s : B.HI 0x1061c +999 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0032 ALLOC 0x000010010640 +999 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0190 ALLOC 0x000010010640 +1000 clk cpu0 IT (964) 00010640:000010010640 92400442 O EL3h_s : AND x2,x2,#3 +1000 clk cpu0 R X2 0000000000000003 +1001 clk cpu0 IT (965) 00010644:000010010644 53037d29 O EL3h_s : LSR w9,w9,#3 +1001 clk cpu0 R X9 0000000000000001 +1002 clk cpu0 IT (966) 00010648:000010010648 cb090108 O EL3h_s : SUB x8,x8,x9 +1002 clk cpu0 R X8 000000000004C03F +1003 clk cpu0 IT (967) 0001064c:00001001064c 91001101 O EL3h_s : ADD x1,x8,#4 +1003 clk cpu0 R X1 000000000004C043 +1004 clk cpu0 IT (968) 00010650:000010010650 7100045f O EL3h_s : CMP w2,#1 +1004 clk cpu0 R cpsr 200003cd +1005 clk cpu0 IS (969) 00010654:000010010654 5400014b O EL3h_s : B.LT 0x1067c +1006 clk cpu0 IT (970) 00010658:000010010658 39400028 O EL3h_s : LDRB w8,[x1,#0] +1006 clk cpu0 MR1 0004c043:00001004c043 0a +1006 clk cpu0 R X8 000000000000000A +1007 clk cpu0 IT (971) 0001065c:00001001065c 39000008 O EL3h_s : STRB w8,[x0,#0] +1007 clk cpu0 MW1 0384c3fc:00001084c3fc_NS 0a +1008 clk cpu0 IS (972) 00010660:000010010660 540000e0 O EL3h_s : B.EQ 0x1067c +1009 clk cpu0 IT (973) 00010664:000010010664 39400428 O EL3h_s : LDRB w8,[x1,#1] +1009 clk cpu0 MR1 0004c044:00001004c044 00 +1009 clk cpu0 R X8 0000000000000000 +1010 clk cpu0 IT (974) 00010668:000010010668 71000c5f O EL3h_s : CMP w2,#3 +1010 clk cpu0 R cpsr 600003cd +1011 clk cpu0 IT (975) 0001066c:00001001066c 39000408 O EL3h_s : STRB w8,[x0,#1] +1011 clk cpu0 MW1 0384c3fd:00001084c3fd_NS 00 +1012 clk cpu0 IS (976) 00010670:000010010670 5400006b O EL3h_s : B.LT 0x1067c +1013 clk cpu0 IT (977) 00010674:000010010674 39400828 O EL3h_s : LDRB w8,[x1,#2] +1013 clk cpu0 MR1 0004c045:00001004c045 00 +1013 clk cpu0 R X8 0000000000000000 +1014 clk cpu0 IT (978) 00010678:000010010678 39000808 O EL3h_s : STRB w8,[x0,#2] +1014 clk cpu0 MW1 0384c3fe:00001084c3fe_NS 00 +1015 clk cpu0 IT (979) 0001067c:00001001067c d65f03c0 O EL3h_s : RET +1016 clk cpu0 IT (980) 000104dc:0000100104dc aa1303e0 O EL3h_s : MOV x0,x19 +1016 clk cpu0 R X0 000000000384C3C4 +1017 clk cpu0 IT (981) 000104e0:0000100104e0 a8c17bf3 O EL3h_s : LDP x19,x30,[sp],#0x10 +1017 clk cpu0 MR8 0384c3b0:00001084c3b0_NS 00000000_0384c490 +1017 clk cpu0 MR8 0384c3b8:00001084c3b8_NS 00000000_00092b80 +1017 clk cpu0 R SP_EL3 000000000384C3C0 +1017 clk cpu0 R X19 000000000384C490 +1017 clk cpu0 R X30 0000000000092B80 +1018 clk cpu0 IT (982) 000104e4:0000100104e4 d65f03c0 O EL3h_s : RET +1018 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015c ALLOC 0x000010092b80 +1018 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ae0 ALLOC 0x000010092b80 +1019 clk cpu0 IT (983) 00092b80:000010092b80 d0fffdd6 O EL3h_s : ADRP x22,0x4cb80 +1019 clk cpu0 R X22 000000000004C000 +1020 clk cpu0 IT (984) 00092b84:000010092b84 d0fffdd7 O EL3h_s : ADRP x23,0x4cb84 +1020 clk cpu0 R X23 000000000004C000 +1021 clk cpu0 IT (985) 00092b88:000010092b88 2a1f03fa O EL3h_s : MOV w26,wzr +1021 clk cpu0 R X26 0000000000000000 +1022 clk cpu0 IT (986) 00092b8c:000010092b8c f0017cb5 O EL3h_s : ADRP x21,0x3029b8c +1022 clk cpu0 R X21 0000000003029000 +1023 clk cpu0 IT (987) 00092b90:000010092b90 910422d6 O EL3h_s : ADD x22,x22,#0x108 +1023 clk cpu0 R X22 000000000004C108 +1024 clk cpu0 IT (988) 00092b94:000010092b94 9104a6f7 O EL3h_s : ADD x23,x23,#0x129 +1024 clk cpu0 R X23 000000000004C129 +1025 clk cpu0 IT (989) 00092b98:000010092b98 f0017d78 O EL3h_s : ADRP x24,0x3041b98 +1025 clk cpu0 R X24 0000000003041000 +1026 clk cpu0 IT (990) 00092b9c:000010092b9c 90030c39 O EL3h_s : ADRP x25,0x6216b9c +1026 clk cpu0 R X25 0000000006216000 +1027 clk cpu0 IT (991) 00092ba0:000010092ba0 14000005 O EL3h_s : B 0x92bb4 +1028 clk cpu0 IT (992) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1028 clk cpu0 MR1 0004de11:00001004de11 45 +1028 clk cpu0 R X8 0000000000000045 +1028 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f0 ALLOC 0x00001004de00 +1028 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1780 ALLOC 0x00001004de00 +1029 clk cpu0 IT (993) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1029 clk cpu0 R cpsr 200003cd +1030 clk cpu0 IS (994) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1030 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015e ALLOC 0x000010092bc0 +1030 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0af0 ALLOC 0x000010092bc0 +1031 clk cpu0 IS (995) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1032 clk cpu0 IT (996) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1032 clk cpu0 R cpsr 000003cd +1033 clk cpu0 IT (997) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1034 clk cpu0 IT (998) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1034 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1034 clk cpu0 R X9 0000000013000000 +1035 clk cpu0 IT (999) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1035 clk cpu0 R X27 000000000004DE11 +1036 clk cpu0 IT (1000) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1036 clk cpu0 R X20 000000000004DE12 +1037 clk cpu0 IT (1001) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1037 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1037 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1037 clk cpu0 TTW DTLB LPAE 1:2 000060410048 0000000070420003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070420000 +1037 clk cpu0 TTW DTLB LPAE 1:3 000070422000 0040000013000467 : BLOCK ATTRIDX=1 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=1 ADDR=0x0000000013000000 +1037 clk cpu0 MW1 13000000:000013000000_NS 45 +1037 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x13000000 EL3_s, nG asid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=0 ContiguousHint=0 +1037 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x13000000 EL3_s, nG asid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=0 ContiguousHint=0 +1037 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00001004c000 +1037 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +1037 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 ALLOC 0x000070422000 +1037 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0800 ALLOC 0x000070422000 +1038 clk cpu0 IT (1002) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1038 clk cpu0 MR1 0004de12:00001004de12 4c +1038 clk cpu0 R X8 000000000000004C +1039 clk cpu0 IT (1003) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1039 clk cpu0 R cpsr 200003cd +1040 clk cpu0 IS (1004) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1041 clk cpu0 IS (1005) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1042 clk cpu0 IT (1006) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1042 clk cpu0 R cpsr 000003cd +1043 clk cpu0 IT (1007) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1044 clk cpu0 IT (1008) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1044 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1044 clk cpu0 R X9 0000000013000000 +1045 clk cpu0 IT (1009) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1045 clk cpu0 R X27 000000000004DE12 +1046 clk cpu0 IT (1010) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1046 clk cpu0 R X20 000000000004DE13 +1047 clk cpu0 IT (1011) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1047 clk cpu0 MW1 13000000:000013000000_NS 4c +1048 clk cpu0 IT (1012) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1048 clk cpu0 MR1 0004de13:00001004de13 33 +1048 clk cpu0 R X8 0000000000000033 +1049 clk cpu0 IT (1013) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1049 clk cpu0 R cpsr 200003cd +1050 clk cpu0 IS (1014) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1051 clk cpu0 IS (1015) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1052 clk cpu0 IT (1016) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1052 clk cpu0 R cpsr 000003cd +1053 clk cpu0 IT (1017) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1054 clk cpu0 IT (1018) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1054 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1054 clk cpu0 R X9 0000000013000000 +1055 clk cpu0 IT (1019) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1055 clk cpu0 R X27 000000000004DE13 +1056 clk cpu0 IT (1020) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1056 clk cpu0 R X20 000000000004DE14 +1057 clk cpu0 IT (1021) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1057 clk cpu0 MW1 13000000:000013000000_NS 33 +1058 clk cpu0 IT (1022) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1058 clk cpu0 MR1 0004de14:00001004de14 28 +1058 clk cpu0 R X8 0000000000000028 +1059 clk cpu0 IT (1023) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1059 clk cpu0 R cpsr 200003cd +1060 clk cpu0 IS (1024) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1061 clk cpu0 IS (1025) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1062 clk cpu0 IT (1026) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1062 clk cpu0 R cpsr 000003cd +1063 clk cpu0 IT (1027) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1064 clk cpu0 IT (1028) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1064 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1064 clk cpu0 R X9 0000000013000000 +1065 clk cpu0 IT (1029) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1065 clk cpu0 R X27 000000000004DE14 +1066 clk cpu0 IT (1030) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1066 clk cpu0 R X20 000000000004DE15 +1067 clk cpu0 IT (1031) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1067 clk cpu0 MW1 13000000:000013000000_NS 28 +1068 clk cpu0 IT (1032) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1068 clk cpu0 MR1 0004de15:00001004de15 36 +1068 clk cpu0 R X8 0000000000000036 +1069 clk cpu0 IT (1033) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1069 clk cpu0 R cpsr 200003cd +1070 clk cpu0 IS (1034) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1071 clk cpu0 IS (1035) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1072 clk cpu0 IT (1036) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1072 clk cpu0 R cpsr 000003cd +1073 clk cpu0 IT (1037) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1074 clk cpu0 IT (1038) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1074 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1074 clk cpu0 R X9 0000000013000000 +1075 clk cpu0 IT (1039) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1075 clk cpu0 R X27 000000000004DE15 +1076 clk cpu0 IT (1040) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1076 clk cpu0 R X20 000000000004DE16 +1077 clk cpu0 IT (1041) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1077 clk cpu0 MW1 13000000:000013000000_NS 36 +1078 clk cpu0 IT (1042) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1078 clk cpu0 MR1 0004de16:00001004de16 34 +1078 clk cpu0 R X8 0000000000000034 +1079 clk cpu0 IT (1043) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1079 clk cpu0 R cpsr 200003cd +1080 clk cpu0 IS (1044) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1081 clk cpu0 IS (1045) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1082 clk cpu0 IT (1046) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1082 clk cpu0 R cpsr 000003cd +1083 clk cpu0 IT (1047) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1084 clk cpu0 IT (1048) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1084 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1084 clk cpu0 R X9 0000000013000000 +1085 clk cpu0 IT (1049) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1085 clk cpu0 R X27 000000000004DE16 +1086 clk cpu0 IT (1050) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1086 clk cpu0 R X20 000000000004DE17 +1087 clk cpu0 IT (1051) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1087 clk cpu0 MW1 13000000:000013000000_NS 34 +1088 clk cpu0 IT (1052) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1088 clk cpu0 MR1 0004de17:00001004de17 29 +1088 clk cpu0 R X8 0000000000000029 +1089 clk cpu0 IT (1053) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1089 clk cpu0 R cpsr 200003cd +1090 clk cpu0 IS (1054) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1091 clk cpu0 IS (1055) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1092 clk cpu0 IT (1056) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1092 clk cpu0 R cpsr 000003cd +1093 clk cpu0 IT (1057) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1094 clk cpu0 IT (1058) 00092ba4:000010092ba4 f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1094 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1094 clk cpu0 R X9 0000000013000000 +1095 clk cpu0 IT (1059) 00092ba8:000010092ba8 aa1403fb O EL3h_s : MOV x27,x20 +1095 clk cpu0 R X27 000000000004DE17 +1096 clk cpu0 IT (1060) 00092bac:000010092bac 91000694 O EL3h_s : ADD x20,x20,#1 +1096 clk cpu0 R X20 000000000004DE18 +1097 clk cpu0 IT (1061) 00092bb0:000010092bb0 39000128 O EL3h_s : STRB w8,[x9,#0] +1097 clk cpu0 MW1 13000000:000013000000_NS 29 +1098 clk cpu0 IT (1062) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1098 clk cpu0 MR1 0004de18:00001004de18 20 +1098 clk cpu0 R X8 0000000000000020 +1099 clk cpu0 IT (1063) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1099 clk cpu0 R cpsr 800003cd +1100 clk cpu0 IS (1064) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1101 clk cpu0 IS (1065) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1102 clk cpu0 IT (1066) 00092bc4:000010092bc4 f2400a9f O EL3h_s : TST x20,#7 +1102 clk cpu0 R cpsr 400003cd +1103 clk cpu0 IS (1067) 00092bc8:000010092bc8 54fffee1 O EL3h_s : B.NE 0x92ba4 +1104 clk cpu0 IT (1068) 00092bcc:000010092bcc b948fb08 O EL3h_s : LDR w8,[x24,#0x8f8] +1104 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1104 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1104 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1104 clk cpu0 TTW DTLB LPAE 1:3 00002c1b2080 0000000000840463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000840000 +1104 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +1104 clk cpu0 R X8 0000000000000000 +1104 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03040000 EL3_s, nG asid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1104 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03040000 EL3_s, nG asid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1104 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +1104 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +1104 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0104 ALLOC 0x00002c1b2080 +1104 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c6 ALLOC 0x0000008418c0_NS +1104 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0820 ALLOC 0x00002c1b2080 +1104 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0630 ALLOC 0x0000008418c0_NS +1105 clk cpu0 IT (1069) 00092bd0:000010092bd0 f9400280 O EL3h_s : LDR x0,[x20,#0] +1105 clk cpu0 MR8 0004de18:00001004de18 63207075_74657320 +1105 clk cpu0 R X0 6320707574657320 +1106 clk cpu0 IT (1070) 00092bd4:000010092bd4 7100051f O EL3h_s : CMP w8,#1 +1106 clk cpu0 R cpsr 800003cd +1107 clk cpu0 IT (1071) 00092bd8:000010092bd8 54000041 O EL3h_s : B.NE 0x92be0 +1108 clk cpu0 IT (1072) 00092be0:000010092be0 2a1f03fb O EL3h_s : MOV w27,wzr +1108 clk cpu0 R X27 0000000000000000 +1109 clk cpu0 IT (1073) 00092be4:000010092be4 aa1403fc O EL3h_s : MOV x28,x20 +1109 clk cpu0 R X28 000000000004DE18 +1110 clk cpu0 IT (1074) 00092be8:000010092be8 128000e8 O EL3h_s : MOV w8,#0xfffffff8 +1110 clk cpu0 R X8 00000000FFFFFFF8 +1111 clk cpu0 IT (1075) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1111 clk cpu0 R cpsr 000003cd +1111 clk cpu0 R X9 0000000000000020 +1112 clk cpu0 IS (1076) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1113 clk cpu0 IT (1077) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1113 clk cpu0 R cpsr 800003cd +1114 clk cpu0 IS (1078) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1115 clk cpu0 IT (1079) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1115 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1115 clk cpu0 R X9 0000000013000000 +1115 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0160 ALLOC 0x000010092c00 +1115 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b00 ALLOC 0x000010092c00 +1116 clk cpu0 IT (1080) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1116 clk cpu0 R cpsr 800003cd +1116 clk cpu0 R X8 00000000FFFFFFF9 +1117 clk cpu0 IT (1081) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1117 clk cpu0 MW1 13000000:000013000000_NS 20 +1118 clk cpu0 IT (1082) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1118 clk cpu0 R X0 0063207075746573 +1119 clk cpu0 IT (1083) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1120 clk cpu0 IT (1084) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1120 clk cpu0 R cpsr 000003cd +1120 clk cpu0 R X9 0000000000000073 +1121 clk cpu0 IS (1085) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1122 clk cpu0 IT (1086) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1122 clk cpu0 R cpsr 200003cd +1123 clk cpu0 IS (1087) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1124 clk cpu0 IT (1088) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1124 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1124 clk cpu0 R X9 0000000013000000 +1125 clk cpu0 IT (1089) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1125 clk cpu0 R cpsr 800003cd +1125 clk cpu0 R X8 00000000FFFFFFFA +1126 clk cpu0 IT (1090) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1126 clk cpu0 MW1 13000000:000013000000_NS 73 +1127 clk cpu0 IT (1091) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1127 clk cpu0 R X0 0000632070757465 +1128 clk cpu0 IT (1092) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1129 clk cpu0 IT (1093) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1129 clk cpu0 R cpsr 000003cd +1129 clk cpu0 R X9 0000000000000065 +1130 clk cpu0 IS (1094) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1131 clk cpu0 IT (1095) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1131 clk cpu0 R cpsr 200003cd +1132 clk cpu0 IS (1096) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1133 clk cpu0 IT (1097) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1133 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1133 clk cpu0 R X9 0000000013000000 +1134 clk cpu0 IT (1098) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1134 clk cpu0 R cpsr 800003cd +1134 clk cpu0 R X8 00000000FFFFFFFB +1135 clk cpu0 IT (1099) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1135 clk cpu0 MW1 13000000:000013000000_NS 65 +1136 clk cpu0 IT (1100) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1136 clk cpu0 R X0 0000006320707574 +1137 clk cpu0 IT (1101) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1138 clk cpu0 IT (1102) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1138 clk cpu0 R cpsr 000003cd +1138 clk cpu0 R X9 0000000000000074 +1139 clk cpu0 IS (1103) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1140 clk cpu0 IT (1104) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1140 clk cpu0 R cpsr 200003cd +1141 clk cpu0 IS (1105) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1142 clk cpu0 IT (1106) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1142 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1142 clk cpu0 R X9 0000000013000000 +1143 clk cpu0 IT (1107) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1143 clk cpu0 R cpsr 800003cd +1143 clk cpu0 R X8 00000000FFFFFFFC +1144 clk cpu0 IT (1108) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1144 clk cpu0 MW1 13000000:000013000000_NS 74 +1145 clk cpu0 IT (1109) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1145 clk cpu0 R X0 0000000063207075 +1146 clk cpu0 IT (1110) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1147 clk cpu0 IT (1111) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1147 clk cpu0 R cpsr 000003cd +1147 clk cpu0 R X9 0000000000000075 +1148 clk cpu0 IS (1112) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1149 clk cpu0 IT (1113) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1149 clk cpu0 R cpsr 200003cd +1150 clk cpu0 IS (1114) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1151 clk cpu0 IT (1115) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1151 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1151 clk cpu0 R X9 0000000013000000 +1152 clk cpu0 IT (1116) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1152 clk cpu0 R cpsr 800003cd +1152 clk cpu0 R X8 00000000FFFFFFFD +1153 clk cpu0 IT (1117) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1153 clk cpu0 MW1 13000000:000013000000_NS 75 +1154 clk cpu0 IT (1118) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1154 clk cpu0 R X0 0000000000632070 +1155 clk cpu0 IT (1119) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1156 clk cpu0 IT (1120) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1156 clk cpu0 R cpsr 000003cd +1156 clk cpu0 R X9 0000000000000070 +1157 clk cpu0 IS (1121) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1158 clk cpu0 IT (1122) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1158 clk cpu0 R cpsr 200003cd +1159 clk cpu0 IS (1123) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1160 clk cpu0 IT (1124) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1160 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1160 clk cpu0 R X9 0000000013000000 +1161 clk cpu0 IT (1125) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1161 clk cpu0 R cpsr 800003cd +1161 clk cpu0 R X8 00000000FFFFFFFE +1162 clk cpu0 IT (1126) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1162 clk cpu0 MW1 13000000:000013000000_NS 70 +1163 clk cpu0 IT (1127) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1163 clk cpu0 R X0 0000000000006320 +1164 clk cpu0 IT (1128) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1165 clk cpu0 IT (1129) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1165 clk cpu0 R cpsr 000003cd +1165 clk cpu0 R X9 0000000000000020 +1166 clk cpu0 IS (1130) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1167 clk cpu0 IT (1131) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1167 clk cpu0 R cpsr 800003cd +1168 clk cpu0 IS (1132) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1169 clk cpu0 IT (1133) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1169 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1169 clk cpu0 R X9 0000000013000000 +1170 clk cpu0 IT (1134) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1170 clk cpu0 R cpsr 800003cd +1170 clk cpu0 R X8 00000000FFFFFFFF +1171 clk cpu0 IT (1135) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1171 clk cpu0 MW1 13000000:000013000000_NS 20 +1172 clk cpu0 IT (1136) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1172 clk cpu0 R X0 0000000000000063 +1173 clk cpu0 IT (1137) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1174 clk cpu0 IT (1138) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1174 clk cpu0 R cpsr 000003cd +1174 clk cpu0 R X9 0000000000000063 +1175 clk cpu0 IS (1139) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1176 clk cpu0 IT (1140) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1176 clk cpu0 R cpsr 200003cd +1177 clk cpu0 IS (1141) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1178 clk cpu0 IT (1142) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1178 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1178 clk cpu0 R X9 0000000013000000 +1179 clk cpu0 IT (1143) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1179 clk cpu0 R cpsr 600003cd +1179 clk cpu0 R X8 0000000000000000 +1180 clk cpu0 IT (1144) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1180 clk cpu0 MW1 13000000:000013000000_NS 63 +1181 clk cpu0 IT (1145) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1181 clk cpu0 R X0 0000000000000000 +1182 clk cpu0 IS (1146) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1183 clk cpu0 IT (1147) 00092c10:000010092c10 f8408f80 O EL3h_s : LDR x0,[x28,#8]! +1183 clk cpu0 MR8 0004de20:00001004de20 64657465_6c706d6f +1183 clk cpu0 R X0 646574656C706D6F +1183 clk cpu0 R X28 000000000004DE20 +1184 clk cpu0 IT (1148) 00092c14:000010092c14 b948fb09 O EL3h_s : LDR w9,[x24,#0x8f8] +1184 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +1184 clk cpu0 R X9 0000000000000000 +1185 clk cpu0 IT (1149) 00092c18:000010092c18 0b080368 O EL3h_s : ADD w8,w27,w8 +1185 clk cpu0 R X8 0000000000000000 +1186 clk cpu0 IT (1150) 00092c1c:000010092c1c 1100211b O EL3h_s : ADD w27,w8,#8 +1186 clk cpu0 R X27 0000000000000008 +1187 clk cpu0 IT (1151) 00092c20:000010092c20 7100053f O EL3h_s : CMP w9,#1 +1187 clk cpu0 R cpsr 800003cd +1188 clk cpu0 IT (1152) 00092c24:000010092c24 54fffe21 O EL3h_s : B.NE 0x92be8 +1189 clk cpu0 IT (1153) 00092be8:000010092be8 128000e8 O EL3h_s : MOV w8,#0xfffffff8 +1189 clk cpu0 R X8 00000000FFFFFFF8 +1190 clk cpu0 IT (1154) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1190 clk cpu0 R cpsr 000003cd +1190 clk cpu0 R X9 000000000000006F +1191 clk cpu0 IS (1155) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1192 clk cpu0 IT (1156) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1192 clk cpu0 R cpsr 200003cd +1193 clk cpu0 IS (1157) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1194 clk cpu0 IT (1158) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1194 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1194 clk cpu0 R X9 0000000013000000 +1195 clk cpu0 IT (1159) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1195 clk cpu0 R cpsr 800003cd +1195 clk cpu0 R X8 00000000FFFFFFF9 +1196 clk cpu0 IT (1160) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1196 clk cpu0 MW1 13000000:000013000000_NS 6f +1197 clk cpu0 IT (1161) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1197 clk cpu0 R X0 00646574656C706D +1198 clk cpu0 IT (1162) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1199 clk cpu0 IT (1163) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1199 clk cpu0 R cpsr 000003cd +1199 clk cpu0 R X9 000000000000006D +1200 clk cpu0 IS (1164) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1201 clk cpu0 IT (1165) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1201 clk cpu0 R cpsr 200003cd +1202 clk cpu0 IS (1166) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1203 clk cpu0 IT (1167) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1203 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1203 clk cpu0 R X9 0000000013000000 +1204 clk cpu0 IT (1168) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1204 clk cpu0 R cpsr 800003cd +1204 clk cpu0 R X8 00000000FFFFFFFA +1205 clk cpu0 IT (1169) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1205 clk cpu0 MW1 13000000:000013000000_NS 6d +1206 clk cpu0 IT (1170) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1206 clk cpu0 R X0 0000646574656C70 +1207 clk cpu0 IT (1171) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1208 clk cpu0 IT (1172) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1208 clk cpu0 R cpsr 000003cd +1208 clk cpu0 R X9 0000000000000070 +1209 clk cpu0 IS (1173) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1210 clk cpu0 IT (1174) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1210 clk cpu0 R cpsr 200003cd +1211 clk cpu0 IS (1175) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1212 clk cpu0 IT (1176) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1212 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1212 clk cpu0 R X9 0000000013000000 +1213 clk cpu0 IT (1177) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1213 clk cpu0 R cpsr 800003cd +1213 clk cpu0 R X8 00000000FFFFFFFB +1214 clk cpu0 IT (1178) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1214 clk cpu0 MW1 13000000:000013000000_NS 70 +1215 clk cpu0 IT (1179) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1215 clk cpu0 R X0 000000646574656C +1216 clk cpu0 IT (1180) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1217 clk cpu0 IT (1181) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1217 clk cpu0 R cpsr 000003cd +1217 clk cpu0 R X9 000000000000006C +1218 clk cpu0 IS (1182) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1219 clk cpu0 IT (1183) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1219 clk cpu0 R cpsr 200003cd +1220 clk cpu0 IS (1184) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1221 clk cpu0 IT (1185) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1221 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1221 clk cpu0 R X9 0000000013000000 +1222 clk cpu0 IT (1186) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1222 clk cpu0 R cpsr 800003cd +1222 clk cpu0 R X8 00000000FFFFFFFC +1223 clk cpu0 IT (1187) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1223 clk cpu0 MW1 13000000:000013000000_NS 6c +1224 clk cpu0 IT (1188) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1224 clk cpu0 R X0 0000000064657465 +1225 clk cpu0 IT (1189) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1226 clk cpu0 IT (1190) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1226 clk cpu0 R cpsr 000003cd +1226 clk cpu0 R X9 0000000000000065 +1227 clk cpu0 IS (1191) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1228 clk cpu0 IT (1192) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1228 clk cpu0 R cpsr 200003cd +1229 clk cpu0 IS (1193) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1230 clk cpu0 IT (1194) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1230 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1230 clk cpu0 R X9 0000000013000000 +1231 clk cpu0 IT (1195) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1231 clk cpu0 R cpsr 800003cd +1231 clk cpu0 R X8 00000000FFFFFFFD +1232 clk cpu0 IT (1196) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1232 clk cpu0 MW1 13000000:000013000000_NS 65 +1233 clk cpu0 IT (1197) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1233 clk cpu0 R X0 0000000000646574 +1234 clk cpu0 IT (1198) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1235 clk cpu0 IT (1199) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1235 clk cpu0 R cpsr 000003cd +1235 clk cpu0 R X9 0000000000000074 +1236 clk cpu0 IS (1200) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1237 clk cpu0 IT (1201) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1237 clk cpu0 R cpsr 200003cd +1238 clk cpu0 IS (1202) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1239 clk cpu0 IT (1203) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1239 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1239 clk cpu0 R X9 0000000013000000 +1240 clk cpu0 IT (1204) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1240 clk cpu0 R cpsr 800003cd +1240 clk cpu0 R X8 00000000FFFFFFFE +1241 clk cpu0 IT (1205) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1241 clk cpu0 MW1 13000000:000013000000_NS 74 +1242 clk cpu0 IT (1206) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1242 clk cpu0 R X0 0000000000006465 +1243 clk cpu0 IT (1207) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1244 clk cpu0 IT (1208) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1244 clk cpu0 R cpsr 000003cd +1244 clk cpu0 R X9 0000000000000065 +1245 clk cpu0 IS (1209) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1246 clk cpu0 IT (1210) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1246 clk cpu0 R cpsr 200003cd +1247 clk cpu0 IS (1211) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1248 clk cpu0 IT (1212) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1248 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1248 clk cpu0 R X9 0000000013000000 +1249 clk cpu0 IT (1213) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1249 clk cpu0 R cpsr 800003cd +1249 clk cpu0 R X8 00000000FFFFFFFF +1250 clk cpu0 IT (1214) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1250 clk cpu0 MW1 13000000:000013000000_NS 65 +1251 clk cpu0 IT (1215) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1251 clk cpu0 R X0 0000000000000064 +1252 clk cpu0 IT (1216) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1253 clk cpu0 IT (1217) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1253 clk cpu0 R cpsr 000003cd +1253 clk cpu0 R X9 0000000000000064 +1254 clk cpu0 IS (1218) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1255 clk cpu0 IT (1219) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1255 clk cpu0 R cpsr 200003cd +1256 clk cpu0 IS (1220) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1257 clk cpu0 IT (1221) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1257 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1257 clk cpu0 R X9 0000000013000000 +1258 clk cpu0 IT (1222) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1258 clk cpu0 R cpsr 600003cd +1258 clk cpu0 R X8 0000000000000000 +1259 clk cpu0 IT (1223) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1259 clk cpu0 MW1 13000000:000013000000_NS 64 +1260 clk cpu0 IT (1224) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1260 clk cpu0 R X0 0000000000000000 +1261 clk cpu0 IS (1225) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1262 clk cpu0 IT (1226) 00092c10:000010092c10 f8408f80 O EL3h_s : LDR x0,[x28,#8]! +1262 clk cpu0 MR8 0004de28:00001004de28 72726f63_6e69000a +1262 clk cpu0 R X0 72726F636E69000A +1262 clk cpu0 R X28 000000000004DE28 +1263 clk cpu0 IT (1227) 00092c14:000010092c14 b948fb09 O EL3h_s : LDR w9,[x24,#0x8f8] +1263 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +1263 clk cpu0 R X9 0000000000000000 +1264 clk cpu0 IT (1228) 00092c18:000010092c18 0b080368 O EL3h_s : ADD w8,w27,w8 +1264 clk cpu0 R X8 0000000000000008 +1265 clk cpu0 IT (1229) 00092c1c:000010092c1c 1100211b O EL3h_s : ADD w27,w8,#8 +1265 clk cpu0 R X27 0000000000000010 +1266 clk cpu0 IT (1230) 00092c20:000010092c20 7100053f O EL3h_s : CMP w9,#1 +1266 clk cpu0 R cpsr 800003cd +1267 clk cpu0 IT (1231) 00092c24:000010092c24 54fffe21 O EL3h_s : B.NE 0x92be8 +1268 clk cpu0 IT (1232) 00092be8:000010092be8 128000e8 O EL3h_s : MOV w8,#0xfffffff8 +1268 clk cpu0 R X8 00000000FFFFFFF8 +1269 clk cpu0 IT (1233) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1269 clk cpu0 R cpsr 000003cd +1269 clk cpu0 R X9 000000000000000A +1270 clk cpu0 IS (1234) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1271 clk cpu0 IT (1235) 00092bf4:000010092bf4 7100953f O EL3h_s : CMP w9,#0x25 +1271 clk cpu0 R cpsr 800003cd +1272 clk cpu0 IS (1236) 00092bf8:000010092bf8 540004e0 O EL3h_s : B.EQ 0x92c94 +1273 clk cpu0 IT (1237) 00092bfc:000010092bfc f9407329 O EL3h_s : LDR x9,[x25,#0xe0] +1273 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +1273 clk cpu0 R X9 0000000013000000 +1274 clk cpu0 IT (1238) 00092c00:000010092c00 31000508 O EL3h_s : ADDS w8,w8,#1 +1274 clk cpu0 R cpsr 800003cd +1274 clk cpu0 R X8 00000000FFFFFFF9 +TUBE CPU0: EL3(64) setup completed +1275 clk cpu0 IT (1239) 00092c04:000010092c04 39000120 O EL3h_s : STRB w0,[x9,#0] +1275 clk cpu0 MW1 13000000:000013000000_NS 0a +1276 clk cpu0 IT (1240) 00092c08:000010092c08 d348fc00 O EL3h_s : LSR x0,x0,#8 +1276 clk cpu0 R X0 0072726F636E6900 +1277 clk cpu0 IT (1241) 00092c0c:000010092c0c 54ffff03 O EL3h_s : B.CC 0x92bec +1278 clk cpu0 IT (1242) 00092bec:000010092bec 72001c09 O EL3h_s : ANDS w9,w0,#0xff +1278 clk cpu0 R cpsr 400003cd +1278 clk cpu0 R X9 0000000000000000 +1279 clk cpu0 IT (1243) 00092bf0:000010092bf0 54000520 O EL3h_s : B.EQ 0x92c94 +1279 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0164 ALLOC 0x000010092c80 +1279 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b20 ALLOC 0x000010092c80 +1280 clk cpu0 IT (1244) 00092c94:000010092c94 0b080368 O EL3h_s : ADD w8,w27,w8 +1280 clk cpu0 R X8 0000000000000009 +1281 clk cpu0 IT (1245) 00092c98:000010092c98 11001d09 O EL3h_s : ADD w9,w8,#7 +1281 clk cpu0 R X9 0000000000000010 +1282 clk cpu0 IT (1246) 00092c9c:000010092c9c 8b090289 O EL3h_s : ADD x9,x20,x9 +1282 clk cpu0 R X9 000000000004DE28 +1283 clk cpu0 IT (1247) 00092ca0:000010092ca0 3100211f O EL3h_s : CMN w8,#8 +1283 clk cpu0 R cpsr 000003cd +1284 clk cpu0 IT (1248) 00092ca4:000010092ca4 9a89029b O EL3h_s : CSEL x27,x20,x9,EQ +1284 clk cpu0 R X27 000000000004DE28 +1285 clk cpu0 IT (1249) 00092ca8:000010092ca8 91000774 O EL3h_s : ADD x20,x27,#1 +1285 clk cpu0 R X20 000000000004DE29 +1286 clk cpu0 IT (1250) 00092cac:000010092cac 17ffffc2 O EL3h_s : B 0x92bb4 +1287 clk cpu0 IT (1251) 00092bb4:000010092bb4 39400288 O EL3h_s : LDRB w8,[x20,#0] +1287 clk cpu0 MR1 0004de29:00001004de29 00 +1287 clk cpu0 R X8 0000000000000000 +1288 clk cpu0 IT (1252) 00092bb8:000010092bb8 7100951f O EL3h_s : CMP w8,#0x25 +1288 clk cpu0 R cpsr 800003cd +1289 clk cpu0 IS (1253) 00092bbc:000010092bbc 540003a0 O EL3h_s : B.EQ 0x92c30 +1290 clk cpu0 IT (1254) 00092bc0:000010092bc0 34001ec8 O EL3h_s : CBZ w8,0x92f98 +1290 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017c ALLOC 0x000010092f80 +1290 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0be0 ALLOC 0x000010092f80 +1291 clk cpu0 IT (1255) 00092f98:000010092f98 d5033f9f O EL3h_s : DSB SY +1292 clk cpu0 IT (1256) 00092f9c:000010092f9c a9497bf3 O EL3h_s : LDP x19,x30,[sp,#0x90] +1292 clk cpu0 MR8 0384c450:00001084c450_NS 00000000_0004de11 +1292 clk cpu0 MR8 0384c458:00001084c458_NS 00000000_0009c560 +1292 clk cpu0 R X19 000000000004DE11 +1292 clk cpu0 R X30 000000000009C560 +1293 clk cpu0 IT (1257) 00092fa0:000010092fa0 a94853f5 O EL3h_s : LDP x21,x20,[sp,#0x80] +1293 clk cpu0 MR8 0384c440:00001084c440_NS 00000000_00000000 +1293 clk cpu0 MR8 0384c448:00001084c448_NS 00000000_03008528 +1293 clk cpu0 R X20 0000000003008528 +1293 clk cpu0 R X21 0000000000000000 +1294 clk cpu0 IT (1258) 00092fa4:000010092fa4 a9475bf7 O EL3h_s : LDP x23,x22,[sp,#0x70] +1294 clk cpu0 MR8 0384c430:00001084c430_NS 00000000_00000000 +1294 clk cpu0 MR8 0384c438:00001084c438_NS 00000000_00003fff +1294 clk cpu0 R X22 0000000000003FFF +1294 clk cpu0 R X23 0000000000000000 +1295 clk cpu0 IT (1259) 00092fa8:000010092fa8 a94663f9 O EL3h_s : LDP x25,x24,[sp,#0x60] +1295 clk cpu0 MR8 0384c420:00001084c420_NS 00000000_00000000 +1295 clk cpu0 MR8 0384c428:00001084c428_NS 00000000_00000000 +1295 clk cpu0 R X24 0000000000000000 +1295 clk cpu0 R X25 0000000000000000 +1296 clk cpu0 IT (1260) 00092fac:000010092fac a9456bfb O EL3h_s : LDP x27,x26,[sp,#0x50] +1296 clk cpu0 MR8 0384c410:00001084c410_NS 00000000_00000000 +1296 clk cpu0 MR8 0384c418:00001084c418_NS 00000000_00000000 +1296 clk cpu0 R X26 0000000000000000 +1296 clk cpu0 R X27 0000000000000000 +1297 clk cpu0 IT (1261) 00092fb0:000010092fb0 f94023fc O EL3h_s : LDR x28,[sp,#0x40] +1297 clk cpu0 MR8 0384c400:00001084c400_NS 00000000_00000000 +1297 clk cpu0 R X28 0000000000000000 +1298 clk cpu0 IT (1262) 00092fb4:000010092fb4 910283ff O EL3h_s : ADD sp,sp,#0xa0 +1298 clk cpu0 R SP_EL3 000000000384C460 +1299 clk cpu0 IT (1263) 00092fb8:000010092fb8 d65f03c0 O EL3h_s : RET +1300 clk cpu0 IT (1264) 0009c560:00001009c560 52800020 O EL3h_s : MOV w0,#1 +1300 clk cpu0 R X0 0000000000000001 +1301 clk cpu0 IT (1265) 0009c564:00001009c564 2a1503e1 O EL3h_s : MOV w1,w21 +1301 clk cpu0 R X1 0000000000000000 +1302 clk cpu0 IT (1266) 0009c568:00001009c568 2a1f03e2 O EL3h_s : MOV w2,wzr +1302 clk cpu0 R X2 0000000000000000 +1303 clk cpu0 IT (1267) 0009c56c:00001009c56c d503201f O EL3h_s : NOP +1304 clk cpu0 IT (1268) 0009c570:00001009c570 d5033f9f O EL3h_s : DSB SY +1305 clk cpu0 IT (1269) 0009c574:00001009c574 aa1403e0 O EL3h_s : MOV x0,x20 +1305 clk cpu0 R X0 0000000003008528 +1306 clk cpu0 IT (1270) 0009c578:00001009c578 97fffd30 O EL3h_s : BL 0x9ba38 +1306 clk cpu0 R X30 000000000009C57C +1307 clk cpu0 IT (1271) 0009ba38:00001009ba38 d5033fbf O EL3h_s : DMB SY +1308 clk cpu0 IT (1272) 0009ba3c:00001009ba3c f0030bc8 O EL3h_s : ADRP x8,0x6216a3c +1308 clk cpu0 R X8 0000000006216000 +1309 clk cpu0 IT (1273) 0009ba40:00001009ba40 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +1309 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1309 clk cpu0 R X8 0000000000000001 +1310 clk cpu0 IT (1274) 0009ba44:00001009ba44 7100091f O EL3h_s : CMP w8,#2 +1310 clk cpu0 R cpsr 800003cd +1311 clk cpu0 IT (1275) 0009ba48:00001009ba48 54000083 O EL3h_s : B.CC 0x9ba58 +1312 clk cpu0 IT (1276) 0009ba58:00001009ba58 d65f03c0 O EL3h_s : RET +1313 clk cpu0 IT (1277) 0009c57c:00001009c57c a9487bf3 O EL3h_s : LDP x19,x30,[sp,#0x80] +1313 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00000000 +1313 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_00096a74 +1313 clk cpu0 R X19 0000000000000000 +1313 clk cpu0 R X30 0000000000096A74 +1313 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002d ALLOC 0x00001009c580 +1313 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1160 ALLOC 0x00001009c580 +1314 clk cpu0 IT (1278) 0009c580:00001009c580 a94753f5 O EL3h_s : LDP x21,x20,[sp,#0x70] +1314 clk cpu0 MR8 0384c4d0:00001084c4d0_NS 00000000_10410000 +1314 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_80858510 +1314 clk cpu0 R X20 0000000080858510 +1314 clk cpu0 R X21 0000000010410000 +1315 clk cpu0 IT (1279) 0009c584:00001009c584 910243ff O EL3h_s : ADD sp,sp,#0x90 +1315 clk cpu0 R SP_EL3 000000000384C4F0 +1316 clk cpu0 IT (1280) 0009c588:00001009c588 d65f03c0 O EL3h_s : RET +1317 clk cpu0 IT (1281) 00096a74:000010096a74 97fff22f O EL3h_s : BL 0x93330 +1317 clk cpu0 R X30 0000000000096A78 +1317 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0198 ALLOC 0x000010093300 +1317 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0cc0 ALLOC 0x000010093300 +1318 clk cpu0 IT (1282) 00093330:000010093330 14004f92 O EL3h_s : B 0xa7178 +1318 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018a ALLOC 0x0000100a7140 +1318 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c50 ALLOC 0x0000100a7140 +1319 clk cpu0 IT (1283) 000a7178:0000100a7178 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1319 clk cpu0 R X0 0000000000000430 +1320 clk cpu0 IT (1284) 000a717c:0000100a717c b2780000 O EL3h_s : ORR x0,x0,#0x100 +1320 clk cpu0 R X0 0000000000000530 +1320 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018c ALLOC 0x0000100a7180 +1320 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c60 ALLOC 0x0000100a7180 +1321 clk cpu0 IT (1285) 000a7180:0000100a7180 9278f800 O EL3h_s : AND x0,x0,#0xffffffffffffff7f +1321 clk cpu0 R X0 0000000000000530 +1322 clk cpu0 IT (1286) 000a7184:0000100a7184 d51e1100 O EL3h_s : MSR SCR_EL3,x0 +1322 clk cpu0 R SCR_EL3 00000000:00000530 +1323 clk cpu0 IT (1287) 000a7188:0000100a7188 d5033fdf O EL3h_s : ISB +1323 clk cpu0 R PMBIDR_EL1 00000020 +1323 clk cpu0 R TRBIDR_EL1 000000000000002b +1324 clk cpu0 IT (1288) 000a718c:0000100a718c d65f03c0 O EL3h_s : RET +1325 clk cpu0 IT (1289) 00096a78:000010096a78 2a1303e0 O EL3h_s : MOV w0,w19 +1325 clk cpu0 R X0 0000000000000000 +1326 clk cpu0 IT (1290) 00096a7c:000010096a7c a8c17bf3 O EL3h_s : LDP x19,x30,[sp],#0x10 +1326 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_0001843c +1326 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_000184b4 +1326 clk cpu0 R SP_EL3 000000000384C500 +1326 clk cpu0 R X19 000000000001843C +1326 clk cpu0 R X30 00000000000184B4 +1326 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0154 ALLOC 0x000010096a80 +1326 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1aa0 ALLOC 0x000010096a80 +1327 clk cpu0 IT (1291) 00096a80:000010096a80 17fff528 O EL3h_s : B 0x93f20 +1327 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f8 ALLOC 0x000010093f00 +1327 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fc0 ALLOC 0x000010093f00 +1328 clk cpu0 IT (1292) 00093f20:000010093f20 d101c3ff O EL3h_s : SUB sp,sp,#0x70 +1328 clk cpu0 R SP_EL3 000000000384C490 +1329 clk cpu0 IT (1293) 00093f24:000010093f24 a9016ffc O EL3h_s : STP x28,x27,[sp,#0x10] +1329 clk cpu0 MW8 0384c4a0:00001084c4a0_NS 00000000_00000000 +1329 clk cpu0 MW8 0384c4a8:00001084c4a8_NS 00000000_00000000 +1330 clk cpu0 IT (1294) 00093f28:000010093f28 a90267fa O EL3h_s : STP x26,x25,[sp,#0x20] +1330 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_00000000 +1330 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_00000000 +1331 clk cpu0 IT (1295) 00093f2c:000010093f2c a9035ff8 O EL3h_s : STP x24,x23,[sp,#0x30] +1331 clk cpu0 MW8 0384c4c0:00001084c4c0_NS 00000000_00000000 +1331 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_00000000 +1332 clk cpu0 IT (1296) 00093f30:000010093f30 a90457f6 O EL3h_s : STP x22,x21,[sp,#0x40] +1332 clk cpu0 MW8 0384c4d0:00001084c4d0_NS 00000000_00003fff +1332 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_10410000 +1333 clk cpu0 IT (1297) 00093f34:000010093f34 a9054ff4 O EL3h_s : STP x20,x19,[sp,#0x50] +1333 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_80858510 +1333 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_0001843c +1334 clk cpu0 IT (1298) 00093f38:000010093f38 a9067bfd O EL3h_s : STP x29,x30,[sp,#0x60] +1334 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_00000000 +1334 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_000184b4 +1335 clk cpu0 IT (1299) 00093f3c:000010093f3c 2a0003f5 O EL3h_s : MOV w21,w0 +1335 clk cpu0 R X21 0000000000000000 +1335 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fa ALLOC 0x000010093f40 +1335 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fd0 ALLOC 0x000010093f40 +1336 clk cpu0 IT (1300) 00093f40:000010093f40 94004cc8 O EL3h_s : BL 0xa7260 +1336 clk cpu0 R X30 0000000000093F44 +1337 clk cpu0 IT (1301) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1337 clk cpu0 R X0 0000000000000000 +1338 clk cpu0 IT (1302) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1338 clk cpu0 R cpsr 800007cd +1339 clk cpu0 IT (1303) 00093f44:000010093f44 2a0003f4 O EL3h_s : MOV w20,w0 +1339 clk cpu0 R cpsr 800003cd +1339 clk cpu0 R X20 0000000000000000 +1340 clk cpu0 IT (1304) 00093f48:000010093f48 52812c00 O EL3h_s : MOV w0,#0x960 +1340 clk cpu0 R X0 0000000000000960 +1341 clk cpu0 IT (1305) 00093f4c:000010093f4c 940011b3 O EL3h_s : BL 0x98618 +1341 clk cpu0 R X30 0000000000093F50 +1341 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0031 ALLOC 0x000010098600 +1341 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0181 ALLOC 0x000010098600 +1342 clk cpu0 IT (1306) 00098618:000010098618 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +1342 clk cpu0 MW8 0384c470:00001084c470_NS 00000000_00000000 +1342 clk cpu0 R SP_EL3 000000000384C470 +1343 clk cpu0 IT (1307) 0009861c:00001009861c a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +1343 clk cpu0 MW8 0384c480:00001084c480_NS 00000000_0001843c +1343 clk cpu0 MW8 0384c488:00001084c488_NS 00000000_00093f50 +1344 clk cpu0 IT (1308) 00098620:000010098620 2a0003f3 O EL3h_s : MOV w19,w0 +1344 clk cpu0 R X19 0000000000000960 +1345 clk cpu0 IT (1309) 00098624:000010098624 94003b0f O EL3h_s : BL 0xa7260 +1345 clk cpu0 R X30 0000000000098628 +1346 clk cpu0 IT (1310) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1346 clk cpu0 R X0 0000000000000000 +1347 clk cpu0 IT (1311) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1347 clk cpu0 R cpsr 800007cd +1348 clk cpu0 IT (1312) 00098628:000010098628 7131227f O EL3h_s : CMP w19,#0xc48 +1348 clk cpu0 R cpsr 800003cd +1349 clk cpu0 IT (1313) 0009862c:00001009862c 2a0003f4 O EL3h_s : MOV w20,w0 +1349 clk cpu0 R X20 0000000000000000 +1350 clk cpu0 IS (1314) 00098630:000010098630 54000068 O EL3h_s : B.HI 0x9863c +1351 clk cpu0 IT (1315) 00098634:000010098634 12000a68 O EL3h_s : AND w8,w19,#7 +1351 clk cpu0 R X8 0000000000000000 +1352 clk cpu0 IT (1316) 00098638:000010098638 340000e8 O EL3h_s : CBZ w8,0x98654 +1352 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0033 ALLOC 0x000010098640 +1352 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0191 ALLOC 0x000010098640 +1353 clk cpu0 IT (1317) 00098654:000010098654 90017b48 O EL3h_s : ADRP x8,0x3000654 +1353 clk cpu0 R X8 0000000003000000 +1354 clk cpu0 IT (1318) 00098658:000010098658 9109a108 O EL3h_s : ADD x8,x8,#0x268 +1354 clk cpu0 R X8 0000000003000268 +1355 clk cpu0 IT (1319) 0009865c:00001009865c 52818a09 O EL3h_s : MOV w9,#0xc50 +1355 clk cpu0 R X9 0000000000000C50 +1356 clk cpu0 IT (1320) 00098660:000010098660 9ba92288 O EL3h_s : UMADDL x8,w20,w9,x8 +1356 clk cpu0 R X8 0000000003000268 +1357 clk cpu0 IT (1321) 00098664:000010098664 f8734913 O EL3h_s : LDR x19,[x8,w19,UXTW #0] +1357 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1357 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1357 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1357 clk cpu0 TTW DTLB LPAE 1:3 00002c1b2000 0000000000800463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000800000 +1357 clk cpu0 MR8 03000bc8:000000800bc8_NS 00000000_00000000 +1357 clk cpu0 R X19 0000000000000000 +1357 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03000000 EL3_s, nG asid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1357 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03000000 EL3_s, nG asid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000050210000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x00002c1b2000 +1357 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 005e ALLOC 0x000000800bc0_NS +1357 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0801 ALLOC 0x00002c1b2000 +1357 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02f0 ALLOC 0x000000800bc0_NS +1358 clk cpu0 IT (1322) 00098668:000010098668 529755a8 O EL3h_s : MOV w8,#0xbaad +1358 clk cpu0 R X8 000000000000BAAD +1359 clk cpu0 IT (1323) 0009866c:00001009866c 72b201a8 O EL3h_s : MOVK w8,#0x900d,LSL #16 +1359 clk cpu0 R X8 00000000900DBAAD +1360 clk cpu0 IT (1324) 00098670:000010098670 eb08027f O EL3h_s : CMP x19,x8 +1360 clk cpu0 R cpsr 800003cd +1361 clk cpu0 IT (1325) 00098674:000010098674 540000c1 O EL3h_s : B.NE 0x9868c +1361 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0034 ALLOC 0x000010098680 +1361 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01a0 ALLOC 0x000010098680 +1362 clk cpu0 IT (1326) 0009868c:00001009868c aa1303e0 O EL3h_s : MOV x0,x19 +1362 clk cpu0 R X0 0000000000000000 +1363 clk cpu0 IT (1327) 00098690:000010098690 a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +1363 clk cpu0 MR8 0384c480:00001084c480_NS 00000000_0001843c +1363 clk cpu0 MR8 0384c488:00001084c488_NS 00000000_00093f50 +1363 clk cpu0 R X19 000000000001843C +1363 clk cpu0 R X30 0000000000093F50 +1364 clk cpu0 IT (1328) 00098694:000010098694 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +1364 clk cpu0 MR8 0384c470:00001084c470_NS 00000000_00000000 +1364 clk cpu0 R SP_EL3 000000000384C490 +1364 clk cpu0 R X20 0000000000000000 +1365 clk cpu0 IT (1329) 00098698:000010098698 d65f03c0 O EL3h_s : RET +1366 clk cpu0 IT (1330) 00093f50:000010093f50 2a1403f4 O EL3h_s : MOV w20,w20 +1366 clk cpu0 R X20 0000000000000000 +1367 clk cpu0 IT (1331) 00093f54:000010093f54 b001bc77 O EL3h_s : ADRP x23,0x3820f54 +1367 clk cpu0 R X23 0000000003820000 +1368 clk cpu0 IT (1332) 00093f58:000010093f58 d37ef693 O EL3h_s : LSL x19,x20,#2 +1368 clk cpu0 R X19 0000000000000000 +1369 clk cpu0 IT (1333) 00093f5c:000010093f5c 911582f7 O EL3h_s : ADD x23,x23,#0x560 +1369 clk cpu0 R X23 0000000003820560 +1370 clk cpu0 IT (1334) 00093f60:000010093f60 b8336ae0 O EL3h_s : STR w0,[x23,x19] +1370 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1370 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1370 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1370 clk cpu0 TTW DTLB LPAE 1:3 00002c1b3040 0000000010820423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010820000 +1370 clk cpu0 MW4 03820560:000010820560_NS 00000000 +1370 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03820000 EL3_s, nG asid=0:0x0010820000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1370 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03820000 EL3_s, nG asid=0:0x0010820000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c190000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000050210000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c190000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0182 ALLOC 0x00002c1b3040 +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002a ALLOC 0x000010820540_NS +1370 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002a DIRTY 0x000010820540_NS +1370 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c10 ALLOC 0x00002c1b3040 +1370 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820540_NS +1370 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820540_NS +1371 clk cpu0 IT (1335) 00093f64:000010093f64 94004c8d O EL3h_s : BL 0xa7198 +1371 clk cpu0 R X30 0000000000093F68 +1372 clk cpu0 IT (1336) 000a7198:0000100a7198 d5380400 O EL3h_s : MRS x0,ID_AA64PFR0_EL1 +1372 clk cpu0 R X0 1201111123111112 +1373 clk cpu0 IT (1337) 000a719c:0000100a719c d65f03c0 O EL3h_s : RET +1374 clk cpu0 IT (1338) 00093f68:000010093f68 d001bcf6 O EL3h_s : ADRP x22,0x3831f68 +1374 clk cpu0 R X22 0000000003831000 +1375 clk cpu0 IT (1339) 00093f6c:000010093f6c 911502d6 O EL3h_s : ADD x22,x22,#0x540 +1375 clk cpu0 R X22 0000000003831540 +1376 clk cpu0 IT (1340) 00093f70:000010093f70 52811000 O EL3h_s : MOV w0,#0x880 +1376 clk cpu0 R X0 0000000000000880 +1377 clk cpu0 IT (1341) 00093f74:000010093f74 b8336adf O EL3h_s : STR wzr,[x22,x19] +1377 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1377 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1377 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1377 clk cpu0 TTW DTLB LPAE 1:3 00002c1b3060 0000000010830423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010830000 +1377 clk cpu0 MW4 03831540:000010831540_NS 00000000 +1377 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03830000 EL3_s, nG asid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1377 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03830000 EL3_s, nG asid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000050210000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00aa ALLOC 0x000010831540_NS +1377 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00aa DIRTY 0x000010831540_NS +1377 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831540_NS +1377 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831540_NS +1378 clk cpu0 IT (1342) 00093f78:000010093f78 940011a8 O EL3h_s : BL 0x98618 +1378 clk cpu0 R X30 0000000000093F7C +1379 clk cpu0 IT (1343) 00098618:000010098618 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +1379 clk cpu0 MW8 0384c470:00001084c470_NS 00000000_00000000 +1379 clk cpu0 R SP_EL3 000000000384C470 +1380 clk cpu0 IT (1344) 0009861c:00001009861c a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +1380 clk cpu0 MW8 0384c480:00001084c480_NS 00000000_00000000 +1380 clk cpu0 MW8 0384c488:00001084c488_NS 00000000_00093f7c +1381 clk cpu0 IT (1345) 00098620:000010098620 2a0003f3 O EL3h_s : MOV w19,w0 +1381 clk cpu0 R X19 0000000000000880 +1382 clk cpu0 IT (1346) 00098624:000010098624 94003b0f O EL3h_s : BL 0xa7260 +1382 clk cpu0 R X30 0000000000098628 +1383 clk cpu0 IT (1347) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1383 clk cpu0 R X0 0000000000000000 +1384 clk cpu0 IT (1348) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1384 clk cpu0 R cpsr 800007cd +1385 clk cpu0 IT (1349) 00098628:000010098628 7131227f O EL3h_s : CMP w19,#0xc48 +1385 clk cpu0 R cpsr 800003cd +1386 clk cpu0 IT (1350) 0009862c:00001009862c 2a0003f4 O EL3h_s : MOV w20,w0 +1386 clk cpu0 R X20 0000000000000000 +1387 clk cpu0 IS (1351) 00098630:000010098630 54000068 O EL3h_s : B.HI 0x9863c +1388 clk cpu0 IT (1352) 00098634:000010098634 12000a68 O EL3h_s : AND w8,w19,#7 +1388 clk cpu0 R X8 0000000000000000 +1389 clk cpu0 IT (1353) 00098638:000010098638 340000e8 O EL3h_s : CBZ w8,0x98654 +1390 clk cpu0 IT (1354) 00098654:000010098654 90017b48 O EL3h_s : ADRP x8,0x3000654 +1390 clk cpu0 R X8 0000000003000000 +1391 clk cpu0 IT (1355) 00098658:000010098658 9109a108 O EL3h_s : ADD x8,x8,#0x268 +1391 clk cpu0 R X8 0000000003000268 +1392 clk cpu0 IT (1356) 0009865c:00001009865c 52818a09 O EL3h_s : MOV w9,#0xc50 +1392 clk cpu0 R X9 0000000000000C50 +1393 clk cpu0 IT (1357) 00098660:000010098660 9ba92288 O EL3h_s : UMADDL x8,w20,w9,x8 +1393 clk cpu0 R X8 0000000003000268 +1394 clk cpu0 IT (1358) 00098664:000010098664 f8734913 O EL3h_s : LDR x19,[x8,w19,UXTW #0] +1394 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +1394 clk cpu0 R X19 1201211123111112 +1394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0056 ALLOC 0x000000800ac0_NS +1394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02b0 ALLOC 0x000000800ac0_NS +1395 clk cpu0 IT (1359) 00098668:000010098668 529755a8 O EL3h_s : MOV w8,#0xbaad +1395 clk cpu0 R X8 000000000000BAAD +1396 clk cpu0 IT (1360) 0009866c:00001009866c 72b201a8 O EL3h_s : MOVK w8,#0x900d,LSL #16 +1396 clk cpu0 R X8 00000000900DBAAD +1397 clk cpu0 IT (1361) 00098670:000010098670 eb08027f O EL3h_s : CMP x19,x8 +1397 clk cpu0 R cpsr 200003cd +1398 clk cpu0 IT (1362) 00098674:000010098674 540000c1 O EL3h_s : B.NE 0x9868c +1399 clk cpu0 IT (1363) 0009868c:00001009868c aa1303e0 O EL3h_s : MOV x0,x19 +1399 clk cpu0 R X0 1201211123111112 +1400 clk cpu0 IT (1364) 00098690:000010098690 a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +1400 clk cpu0 MR8 0384c480:00001084c480_NS 00000000_00000000 +1400 clk cpu0 MR8 0384c488:00001084c488_NS 00000000_00093f7c +1400 clk cpu0 R X19 0000000000000000 +1400 clk cpu0 R X30 0000000000093F7C +1401 clk cpu0 IT (1365) 00098694:000010098694 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +1401 clk cpu0 MR8 0384c470:00001084c470_NS 00000000_00000000 +1401 clk cpu0 R SP_EL3 000000000384C490 +1401 clk cpu0 R X20 0000000000000000 +1402 clk cpu0 IT (1366) 00098698:000010098698 d65f03c0 O EL3h_s : RET +1403 clk cpu0 IT (1367) 00093f7c:000010093f7c 925c0c08 O EL3h_s : AND x8,x0,#0xf000000000 +1403 clk cpu0 R X8 0000001000000000 +1403 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fd ALLOC 0x000010093f80 +1403 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fe1 ALLOC 0x000010093f80 +1404 clk cpu0 IT (1368) 00093f80:000010093f80 d2c00209 O EL3h_s : MOV x9,#0x1000000000 +1404 clk cpu0 R X9 0000001000000000 +1405 clk cpu0 IT (1369) 00093f84:000010093f84 eb09011f O EL3h_s : CMP x8,x9 +1405 clk cpu0 R cpsr 600003cd +1406 clk cpu0 IS (1370) 00093f88:000010093f88 54000061 O EL3h_s : B.NE 0x93f94 +1407 clk cpu0 IT (1371) 00093f8c:000010093f8c 52800028 O EL3h_s : MOV w8,#1 +1407 clk cpu0 R X8 0000000000000001 +1408 clk cpu0 IT (1372) 00093f90:000010093f90 b8347ac8 O EL3h_s : STR w8,[x22,x20,LSL #2] +1408 clk cpu0 MW4 03831540:000010831540_NS 00000001 +1409 clk cpu0 IT (1373) 00093f94:000010093f94 900000b9 O EL3h_s : ADRP x25,0xa7f94 +1409 clk cpu0 R X25 00000000000A7000 +1410 clk cpu0 IT (1374) 00093f98:000010093f98 b8747ae8 O EL3h_s : LDR w8,[x23,x20,LSL #2] +1410 clk cpu0 MR4 03820560:000010820560_NS 00000000 +1410 clk cpu0 R X8 0000000000000000 +1411 clk cpu0 IT (1375) 00093f9c:000010093f9c f9466f39 O EL3h_s : LDR x25,[x25,#0xcd8] +1411 clk cpu0 MR8 000a7cd8:0000100a7cd8 00000000_030000c0 +1411 clk cpu0 R X25 00000000030000C0 +1411 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e6 ALLOC 0x0000100a7cc0 +1411 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f30 ALLOC 0x0000100a7cc0 +1412 clk cpu0 IT (1376) 00093fa0:000010093fa0 340010a8 O EL3h_s : CBZ w8,0x941b4 +1412 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000c ALLOC 0x000010094180 +1412 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1060 ALLOC 0x000010094180 +1413 clk cpu0 IT (1377) 000941b4:0000100941b4 94004bf7 O EL3h_s : BL 0xa7190 +1413 clk cpu0 R X30 00000000000941B8 +1414 clk cpu0 IT (1378) 000a7190:0000100a7190 d5380720 O EL3h_s : MRS x0,ID_AA64MMFR1_EL1 +1414 clk cpu0 R X0 0000000110212122 +1415 clk cpu0 IT (1379) 000a7194:0000100a7194 d65f03c0 O EL3h_s : RET +1416 clk cpu0 IT (1380) 000941b8:0000100941b8 f2780c1f O EL3h_s : TST x0,#0xf00 +1416 clk cpu0 R cpsr 000003cd +1417 clk cpu0 IS (1381) 000941bc:0000100941bc 54ffef40 O EL3h_s : B.EQ 0x93fa4 +1417 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000e ALLOC 0x0000100941c0 +1417 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1070 ALLOC 0x0000100941c0 +1418 clk cpu0 IT (1382) 000941c0:0000100941c0 b9401728 O EL3h_s : LDR w8,[x25,#0x14] +1418 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1418 clk cpu0 R X8 0000000000000001 +1418 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0006 ALLOC 0x0000008000c0_NS +1418 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0030 ALLOC 0x0000008000c0_NS +1419 clk cpu0 IS (1383) 000941c4:0000100941c4 34ffef08 O EL3h_s : CBZ w8,0x93fa4 +1420 clk cpu0 IT (1384) 000941c8:0000100941c8 b8747ac9 O EL3h_s : LDR w9,[x22,x20,LSL #2] +1420 clk cpu0 MR4 03831540:000010831540_NS 00000001 +1420 clk cpu0 R X9 0000000000000001 +1421 clk cpu0 IT (1385) 000941cc:0000100941cc b940172a O EL3h_s : LDR w10,[x25,#0x14] +1421 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1421 clk cpu0 R X10 0000000000000001 +1422 clk cpu0 IT (1386) 000941d0:0000100941d0 9001bc6b O EL3h_s : ADRP x11,0x38201d0 +1422 clk cpu0 R X11 0000000003820000 +1423 clk cpu0 IT (1387) 000941d4:0000100941d4 b001bcec O EL3h_s : ADRP x12,0x38311d4 +1423 clk cpu0 R X12 0000000003831000 +1424 clk cpu0 IT (1388) 000941d8:0000100941d8 aa1f03e8 O EL3h_s : MOV x8,xzr +1424 clk cpu0 R X8 0000000000000000 +1425 clk cpu0 IT (1389) 000941dc:0000100941dc 9115c16b O EL3h_s : ADD x11,x11,#0x570 +1425 clk cpu0 R X11 0000000003820570 +1426 clk cpu0 IT (1390) 000941e0:0000100941e0 9115418c O EL3h_s : ADD x12,x12,#0x550 +1426 clk cpu0 R X12 0000000003831550 +1427 clk cpu0 IT (1391) 000941e4:0000100941e4 5280002d O EL3h_s : MOV w13,#1 +1427 clk cpu0 R X13 0000000000000001 +1428 clk cpu0 IT (1392) 000941e8:0000100941e8 14000006 O EL3h_s : B 0x94200 +1428 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 ALLOC 0x000010094200 +1428 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1080 ALLOC 0x000010094200 +1429 clk cpu0 IT (1393) 00094200:000010094200 7100053f O EL3h_s : CMP w9,#1 +1429 clk cpu0 R cpsr 600003cd +1430 clk cpu0 IT (1394) 00094204:000010094204 b900016d O EL3h_s : STR w13,[x11,#0] +1430 clk cpu0 MW4 03820570:000010820570_NS 00000001 +1431 clk cpu0 IS (1395) 00094208:000010094208 54ffff21 O EL3h_s : B.NE 0x941ec +1432 clk cpu0 IT (1396) 0009420c:00001009420c b900018d O EL3h_s : STR w13,[x12,#0] +1432 clk cpu0 MW4 03831550:000010831550_NS 00000001 +1433 clk cpu0 IT (1397) 00094210:000010094210 17fffff7 O EL3h_s : B 0x941ec +1434 clk cpu0 IT (1398) 000941ec:0000100941ec 91000508 O EL3h_s : ADD x8,x8,#1 +1434 clk cpu0 R X8 0000000000000001 +1435 clk cpu0 IT (1399) 000941f0:0000100941f0 910aa16b O EL3h_s : ADD x11,x11,#0x2a8 +1435 clk cpu0 R X11 0000000003820818 +1436 clk cpu0 IT (1400) 000941f4:0000100941f4 eb0a011f O EL3h_s : CMP x8,x10 +1436 clk cpu0 R cpsr 600003cd +1437 clk cpu0 IT (1401) 000941f8:0000100941f8 910aa18c O EL3h_s : ADD x12,x12,#0x2a8 +1437 clk cpu0 R X12 00000000038317F8 +1438 clk cpu0 IT (1402) 000941fc:0000100941fc 54ffed42 O EL3h_s : B.CS 0x93fa4 +1439 clk cpu0 IT (1403) 00093fa4:000010093fa4 900000bd O EL3h_s : ADRP x29,0xa7fa4 +1439 clk cpu0 R X29 00000000000A7000 +1440 clk cpu0 IT (1404) 00093fa8:000010093fa8 f94627bd O EL3h_s : LDR x29,[x29,#0xc48] +1440 clk cpu0 MR8 000a7c48:0000100a7c48 00000000_03000148 +1440 clk cpu0 R X29 0000000003000148 +1440 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e2 ALLOC 0x0000100a7c40 +1440 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f10 ALLOC 0x0000100a7c40 +1441 clk cpu0 IT (1405) 00093fac:000010093fac b001bc7c O EL3h_s : ADRP x28,0x3820fac +1441 clk cpu0 R X28 0000000003820000 +1442 clk cpu0 IT (1406) 00093fb0:000010093fb0 912ae39c O EL3h_s : ADD x28,x28,#0xab8 +1442 clk cpu0 R X28 0000000003820AB8 +1443 clk cpu0 IT (1407) 00093fb4:000010093fb4 340000b4 O EL3h_s : CBZ w20,0x93fc8 +1443 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ff ALLOC 0x000010093fc0 +1443 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ff1 ALLOC 0x000010093fc0 +1444 clk cpu0 IT (1408) 00093fc8:000010093fc8 b9401b28 O EL3h_s : LDR w8,[x25,#0x18] +1444 clk cpu0 MR4 030000d8:0000008000d8_NS 00000001 +1444 clk cpu0 R X8 0000000000000001 +1445 clk cpu0 IT (1409) 00093fcc:000010093fcc 5281061a O EL3h_s : MOV w26,#0x830 +1445 clk cpu0 R X26 0000000000000830 +1446 clk cpu0 IT (1410) 00093fd0:000010093fd0 52810516 O EL3h_s : MOV w22,#0x828 +1446 clk cpu0 R X22 0000000000000828 +1447 clk cpu0 IT (1411) 00093fd4:000010093fd4 72a618ba O EL3h_s : MOVK w26,#0x30c5,LSL #16 +1447 clk cpu0 R X26 0000000030C50830 +1448 clk cpu0 IT (1412) 00093fd8:000010093fd8 72a018b6 O EL3h_s : MOVK w22,#0xc5,LSL #16 +1448 clk cpu0 R X22 0000000000C50828 +1449 clk cpu0 IS (1413) 00093fdc:000010093fdc 340004c8 O EL3h_s : CBZ w8,0x94074 +1450 clk cpu0 IT (1414) 00093fe0:000010093fe0 d001bcf8 O EL3h_s : ADRP x24,0x3831fe0 +1450 clk cpu0 R X24 0000000003831000 +1451 clk cpu0 IT (1415) 00093fe4:000010093fe4 aa1f03f3 O EL3h_s : MOV x19,xzr +1451 clk cpu0 R X19 0000000000000000 +1452 clk cpu0 IT (1416) 00093fe8:000010093fe8 910023b7 O EL3h_s : ADD x23,x29,#8 +1452 clk cpu0 R X23 0000000003000150 +1453 clk cpu0 IT (1417) 00093fec:000010093fec 912a6318 O EL3h_s : ADD x24,x24,#0xa98 +1453 clk cpu0 R X24 0000000003831A98 +1454 clk cpu0 IT (1418) 00093ff0:000010093ff0 14000012 O EL3h_s : B 0x94038 +1454 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0000 ALLOC 0x000010094000 +1454 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1001 ALLOC 0x000010094000 +1455 clk cpu0 IT (1419) 00094038:000010094038 7100067f O EL3h_s : CMP w19,#1 +1455 clk cpu0 R cpsr 800003cd +1456 clk cpu0 IT (1420) 0009403c:00001009403c b900031f O EL3h_s : STR wzr,[x24,#0] +1456 clk cpu0 MW4 03831a98:000010831a98_NS 00000000 +1456 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00d4 ALLOC 0x000010831a80_NS +1456 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00d4 DIRTY 0x000010831a80_NS +1456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831a80_NS +1456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831a80_NS +1456 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0003 ALLOC 0x000010094040 +1456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1012 ALLOC 0x000010094040 +1457 clk cpu0 IT (1421) 00094040:000010094040 b900131f O EL3h_s : STR wzr,[x24,#0x10] +1457 clk cpu0 MW4 03831aa8:000010831aa8_NS 00000000 +1458 clk cpu0 IT (1422) 00094044:000010094044 f900231f O EL3h_s : STR xzr,[x24,#0x40] +1458 clk cpu0 MW8 03831ad8:000010831ad8_NS 00000000_00000000 +1458 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00d6 ALLOC 0x000010831ac0_NS +1458 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00d6 DIRTY 0x000010831ac0_NS +1458 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831ac0_NS +1458 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831ac0_NS +1459 clk cpu0 IT (1423) 00094048:000010094048 a901ff1f O EL3h_s : STP xzr,xzr,[x24,#0x18] +1459 clk cpu0 MW8 03831ab0:000010831ab0_NS 00000000_00000000 +1459 clk cpu0 MW8 03831ab8:000010831ab8_NS 00000000_00000000 +1460 clk cpu0 IT (1424) 0009404c:00001009404c a902ff1f O EL3h_s : STP xzr,xzr,[x24,#0x28] +1460 clk cpu0 MW8 03831ac0:000010831ac0_NS 00000000_00000000 +1460 clk cpu0 MW8 03831ac8:000010831ac8_NS 00000000_00000000 +1461 clk cpu0 IS (1425) 00094050:000010094050 54fffd20 O EL3h_s : B.EQ 0x93ff4 +1462 clk cpu0 IS (1426) 00094054:000010094054 35fffe73 O EL3h_s : CBNZ w19,0x94020 +1463 clk cpu0 IT (1427) 00094058:000010094058 94002cb8 O EL3h_s : BL 0x9f338 +1463 clk cpu0 R X30 000000000009405C +1463 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0199 ALLOC 0x00001009f300 +1463 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1cc0 ALLOC 0x00001009f300 +1464 clk cpu0 IT (1428) 0009f338:00001009f338 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1464 clk cpu0 R X0 0000000000000530 +1465 clk cpu0 IT (1429) 0009f33c:00001009f33c d65f03c0 O EL3h_s : RET +1466 clk cpu0 IT (1430) 0009405c:00001009405c b85fc2e8 O EL3h_s : LDUR w8,[x23,#-4] +1466 clk cpu0 MR4 0300014c:00000080014c_NS 00000000 +1466 clk cpu0 R X8 0000000000000000 +1466 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b ALLOC 0x000000800140_NS +1466 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0051 ALLOC 0x000000800140_NS +1467 clk cpu0 IT (1431) 00094060:000010094060 32160009 O EL3h_s : ORR w9,w0,#0x400 +1467 clk cpu0 R X9 0000000000000530 +1468 clk cpu0 IT (1432) 00094064:000010094064 b9000709 O EL3h_s : STR w9,[x24,#4] +1468 clk cpu0 MW4 03831a9c:000010831a9c_NS 00000530 +1469 clk cpu0 IT (1433) 00094068:000010094068 11002349 O EL3h_s : ADD w9,w26,#8 +1469 clk cpu0 R X9 0000000030C50838 +1470 clk cpu0 IT (1434) 0009406c:00001009406c 2a086528 O EL3h_s : ORR w8,w9,w8,LSL #25 +1470 clk cpu0 R X8 0000000030C50838 +1471 clk cpu0 IT (1435) 00094070:000010094070 17ffffea O EL3h_s : B 0x94018 +1472 clk cpu0 IT (1436) 00094018:000010094018 2a0803e8 O EL3h_s : MOV w8,w8 +1472 clk cpu0 R X8 0000000030C50838 +1473 clk cpu0 IT (1437) 0009401c:00001009401c f9000708 O EL3h_s : STR x8,[x24,#8] +1473 clk cpu0 MW8 03831aa0:000010831aa0_NS 00000000_30c50838 +1474 clk cpu0 IT (1438) 00094020:000010094020 b9401b28 O EL3h_s : LDR w8,[x25,#0x18] +1474 clk cpu0 MR4 030000d8:0000008000d8_NS 00000001 +1474 clk cpu0 R X8 0000000000000001 +1475 clk cpu0 IT (1439) 00094024:000010094024 91000673 O EL3h_s : ADD x19,x19,#1 +1475 clk cpu0 R X19 0000000000000001 +1476 clk cpu0 IT (1440) 00094028:000010094028 910a2318 O EL3h_s : ADD x24,x24,#0x288 +1476 clk cpu0 R X24 0000000003831D20 +1477 clk cpu0 IT (1441) 0009402c:00001009402c 910082f7 O EL3h_s : ADD x23,x23,#0x20 +1477 clk cpu0 R X23 0000000003000170 +1478 clk cpu0 IT (1442) 00094030:000010094030 eb08027f O EL3h_s : CMP x19,x8 +1478 clk cpu0 R cpsr 600003cd +1479 clk cpu0 IT (1443) 00094034:000010094034 54000202 O EL3h_s : B.CS 0x94074 +1480 clk cpu0 IT (1444) 00094074:000010094074 9001bc68 O EL3h_s : ADRP x8,0x3820074 +1480 clk cpu0 R X8 0000000003820000 +1481 clk cpu0 IT (1445) 00094078:000010094078 91158108 O EL3h_s : ADD x8,x8,#0x560 +1481 clk cpu0 R X8 0000000003820560 +1482 clk cpu0 IT (1446) 0009407c:00001009407c b8747908 O EL3h_s : LDR w8,[x8,x20,LSL #2] +1482 clk cpu0 MR4 03820560:000010820560_NS 00000000 +1482 clk cpu0 R X8 0000000000000000 +1482 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0005 ALLOC 0x000010094080 +1482 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1021 ALLOC 0x000010094080 +1483 clk cpu0 IS (1447) 00094080:000010094080 35000648 O EL3h_s : CBNZ w8,0x94148 +1484 clk cpu0 IT (1448) 00094084:000010094084 b9401728 O EL3h_s : LDR w8,[x25,#0x14] +1484 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1484 clk cpu0 R X8 0000000000000001 +1485 clk cpu0 IS (1449) 00094088:000010094088 34000608 O EL3h_s : CBZ w8,0x94148 +1486 clk cpu0 IT (1450) 0009408c:00001009408c f0000088 O EL3h_s : ADRP x8,0xa708c +1486 clk cpu0 R X8 00000000000A7000 +1487 clk cpu0 IT (1451) 00094090:000010094090 f9462908 O EL3h_s : LDR x8,[x8,#0xc50] +1487 clk cpu0 MR8 000a7c50:0000100a7c50 00000000_03000080 +1487 clk cpu0 R X8 0000000003000080 +1488 clk cpu0 IT (1452) 00094094:000010094094 9001bc78 O EL3h_s : ADRP x24,0x3820094 +1488 clk cpu0 R X24 0000000003820000 +1489 clk cpu0 IT (1453) 00094098:000010094098 aa1f03f7 O EL3h_s : MOV x23,xzr +1489 clk cpu0 R X23 0000000000000000 +1490 clk cpu0 IT (1454) 0009409c:00001009409c 9115a318 O EL3h_s : ADD x24,x24,#0x568 +1490 clk cpu0 R X24 0000000003820568 +1491 clk cpu0 IT (1455) 000940a0:0000100940a0 9100211b O EL3h_s : ADD x27,x8,#8 +1491 clk cpu0 R X27 0000000003000088 +1492 clk cpu0 IT (1456) 000940a4:0000100940a4 52b00013 O EL3h_s : MOV w19,#0x80000000 +1492 clk cpu0 R X19 0000000080000000 +1493 clk cpu0 IT (1457) 000940a8:0000100940a8 5280803d O EL3h_s : MOV w29,#0x401 +1493 clk cpu0 R X29 0000000000000401 +1494 clk cpu0 IT (1458) 000940ac:0000100940ac 14000011 O EL3h_s : B 0x940f0 +1494 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 ALLOC 0x0000100940c0 +1494 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1031 ALLOC 0x0000100940c0 +1495 clk cpu0 IT (1459) 000940f0:0000100940f0 b9400b08 O EL3h_s : LDR w8,[x24,#8] +1495 clk cpu0 MR4 03820570:000010820570_NS 00000001 +1495 clk cpu0 R X8 0000000000000001 +1496 clk cpu0 IT (1460) 000940f4:0000100940f4 b900071f O EL3h_s : STR wzr,[x24,#4] +1496 clk cpu0 MW4 0382056c:00001082056c_NS 00000000 +1497 clk cpu0 IT (1461) 000940f8:0000100940f8 b9000f1f O EL3h_s : STR wzr,[x24,#0xc] +1497 clk cpu0 MW4 03820574:000010820574_NS 00000000 +1498 clk cpu0 IT (1462) 000940fc:0000100940fc b900171f O EL3h_s : STR wzr,[x24,#0x14] +1498 clk cpu0 MW4 0382057c:00001082057c_NS 00000000 +1498 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0008 ALLOC 0x000010094100 +1498 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1040 ALLOC 0x000010094100 +1499 clk cpu0 IT (1463) 00094100:000010094100 7100051f O EL3h_s : CMP w8,#1 +1499 clk cpu0 R cpsr 600003cd +1500 clk cpu0 IT (1464) 00094104:000010094104 f9000f1f O EL3h_s : STR xzr,[x24,#0x18] +1500 clk cpu0 MW8 03820580:000010820580_NS 00000000_00000000 +1500 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002c ALLOC 0x000010820580_NS +1500 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002c DIRTY 0x000010820580_NS +1500 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820580_NS +1500 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820580_NS +1501 clk cpu0 IT (1465) 00094108:000010094108 b9002b13 O EL3h_s : STR w19,[x24,#0x28] +1501 clk cpu0 MW4 03820590:000010820590_NS 80000000 +1502 clk cpu0 IT (1466) 0009410c:00001009410c b9003b1f O EL3h_s : STR wzr,[x24,#0x38] +1502 clk cpu0 MW4 038205a0:0000108205a0_NS 00000000 +1503 clk cpu0 IT (1467) 00094110:000010094110 a904ff1f O EL3h_s : STP xzr,xzr,[x24,#0x48] +1503 clk cpu0 MW8 038205b0:0000108205b0_NS 00000000_00000000 +1503 clk cpu0 MW8 038205b8:0000108205b8_NS 00000000_00000000 +1504 clk cpu0 IS (1468) 00094114:000010094114 54000041 O EL3h_s : B.NE 0x9411c +1505 clk cpu0 IT (1469) 00094118:000010094118 f9002f1f O EL3h_s : STR xzr,[x24,#0x58] +1505 clk cpu0 MW8 038205c0:0000108205c0_NS 00000000_00000000 +1505 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002e ALLOC 0x0000108205c0_NS +1505 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002e DIRTY 0x0000108205c0_NS +1505 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108205c0_NS +1505 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108205c0_NS +1506 clk cpu0 IT (1470) 0009411c:00001009411c 710006ff O EL3h_s : CMP w23,#1 +1506 clk cpu0 R cpsr 800003cd +1507 clk cpu0 IT (1471) 00094120:000010094120 b9003f1f O EL3h_s : STR wzr,[x24,#0x3c] +1507 clk cpu0 MW4 038205a4:0000108205a4_NS 00000000 +1508 clk cpu0 IT (1472) 00094124:000010094124 f900231f O EL3h_s : STR xzr,[x24,#0x40] +1508 clk cpu0 MW8 038205a8:0000108205a8_NS 00000000_00000000 +1509 clk cpu0 IS (1473) 00094128:000010094128 54fffc40 O EL3h_s : B.EQ 0x940b0 +1510 clk cpu0 IS (1474) 0009412c:00001009412c 35fffd77 O EL3h_s : CBNZ w23,0x940d8 +1511 clk cpu0 IT (1475) 00094130:000010094130 94002c82 O EL3h_s : BL 0x9f338 +1511 clk cpu0 R X30 0000000000094134 +1512 clk cpu0 IT (1476) 0009f338:00001009f338 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1512 clk cpu0 R X0 0000000000000530 +1513 clk cpu0 IT (1477) 0009f33c:00001009f33c d65f03c0 O EL3h_s : RET +1514 clk cpu0 IT (1478) 00094134:000010094134 b85fc368 O EL3h_s : LDUR w8,[x27,#-4] +1514 clk cpu0 MR4 03000084:000000800084_NS 00000000 +1514 clk cpu0 R X8 0000000000000000 +1514 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000000800080_NS +1514 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0021 ALLOC 0x000000800080_NS +1515 clk cpu0 IT (1479) 00094138:000010094138 2a1d0009 O EL3h_s : ORR w9,w0,w29 +1515 clk cpu0 R X9 0000000000000531 +1516 clk cpu0 IT (1480) 0009413c:00001009413c b9000309 O EL3h_s : STR w9,[x24,#0] +1516 clk cpu0 MW4 03820568:000010820568_NS 00000531 +1516 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000a ALLOC 0x000010094140 +1516 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1050 ALLOC 0x000010094140 +1517 clk cpu0 IT (1481) 00094140:000010094140 2a086748 O EL3h_s : ORR w8,w26,w8,LSL #25 +1517 clk cpu0 R X8 0000000030C50830 +1518 clk cpu0 IT (1482) 00094144:000010094144 17ffffe4 O EL3h_s : B 0x940d4 +1519 clk cpu0 IT (1483) 000940d4:0000100940d4 b9003308 O EL3h_s : STR w8,[x24,#0x30] +1519 clk cpu0 MW4 03820598:000010820598_NS 30c50830 +1520 clk cpu0 IT (1484) 000940d8:0000100940d8 b9401728 O EL3h_s : LDR w8,[x25,#0x14] +1520 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1520 clk cpu0 R X8 0000000000000001 +1521 clk cpu0 IT (1485) 000940dc:0000100940dc 910006f7 O EL3h_s : ADD x23,x23,#1 +1521 clk cpu0 R X23 0000000000000001 +1522 clk cpu0 IT (1486) 000940e0:0000100940e0 910aa318 O EL3h_s : ADD x24,x24,#0x2a8 +1522 clk cpu0 R X24 0000000003820810 +1523 clk cpu0 IT (1487) 000940e4:0000100940e4 9100837b O EL3h_s : ADD x27,x27,#0x20 +1523 clk cpu0 R X27 00000000030000A8 +1524 clk cpu0 IT (1488) 000940e8:0000100940e8 eb0802ff O EL3h_s : CMP x23,x8 +1524 clk cpu0 R cpsr 600003cd +1525 clk cpu0 IT (1489) 000940ec:0000100940ec 540002e2 O EL3h_s : B.CS 0x94148 +1526 clk cpu0 IT (1490) 00094148:000010094148 b900039f O EL3h_s : STR wzr,[x28,#0] +1526 clk cpu0 MW4 03820ab8:000010820ab8_NS 00000000 +1526 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0054 ALLOC 0x000010820a80_NS +1526 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0054 DIRTY 0x000010820a80_NS +1526 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820a80_NS +1526 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820a80_NS +1527 clk cpu0 IT (1491) 0009414c:00001009414c b900139f O EL3h_s : STR wzr,[x28,#0x10] +1527 clk cpu0 MW4 03820ac8:000010820ac8_NS 00000000 +1527 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0057 ALLOC 0x000010820ac0_NS +1527 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0057 DIRTY 0x000010820ac0_NS +1527 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820ac0_NS +1527 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820ac0_NS +1528 clk cpu0 IT (1492) 00094150:000010094150 f900239f O EL3h_s : STR xzr,[x28,#0x40] +1528 clk cpu0 MW8 03820af8:000010820af8_NS 00000000_00000000 +1529 clk cpu0 IT (1493) 00094154:000010094154 f0000098 O EL3h_s : ADRP x24,0xa7154 +1529 clk cpu0 R X24 00000000000A7000 +1530 clk cpu0 IT (1494) 00094158:000010094158 f9462318 O EL3h_s : LDR x24,[x24,#0xc40] +1530 clk cpu0 MR8 000a7c40:0000100a7c40 00000000_03000000 +1530 clk cpu0 R X24 0000000003000000 +1531 clk cpu0 IT (1495) 0009415c:00001009415c 2a1503fb O EL3h_s : MOV w27,w21 +1531 clk cpu0 R X27 0000000000000000 +1532 clk cpu0 IT (1496) 00094160:000010094160 d37ae777 O EL3h_s : LSL x23,x27,#6 +1532 clk cpu0 R X23 0000000000000000 +1533 clk cpu0 IT (1497) 00094164:000010094164 9001bc73 O EL3h_s : ADRP x19,0x3820164 +1533 clk cpu0 R X19 0000000003820000 +1534 clk cpu0 IT (1498) 00094168:000010094168 b8776b08 O EL3h_s : LDR w8,[x24,x23] +1534 clk cpu0 MR4 03000000:000000800000_NS 00000000 +1534 clk cpu0 R X8 0000000000000000 +1534 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +1534 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000000800000_NS +1534 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0007 ALLOC 0x000000800000_NS +1535 clk cpu0 IT (1499) 0009416c:00001009416c a901ff9f O EL3h_s : STP xzr,xzr,[x28,#0x18] +1535 clk cpu0 MW8 03820ad0:000010820ad0_NS 00000000_00000000 +1535 clk cpu0 MW8 03820ad8:000010820ad8_NS 00000000_00000000 +1536 clk cpu0 IT (1500) 00094170:000010094170 a902ff9f O EL3h_s : STP xzr,xzr,[x28,#0x28] +1536 clk cpu0 MW8 03820ae0:000010820ae0_NS 00000000_00000000 +1536 clk cpu0 MW8 03820ae8:000010820ae8_NS 00000000_00000000 +1537 clk cpu0 IT (1501) 00094174:000010094174 7100051f O EL3h_s : CMP w8,#1 +1537 clk cpu0 R cpsr 800003cd +1538 clk cpu0 IS (1502) 00094178:000010094178 540004e0 O EL3h_s : B.EQ 0x94214 +1539 clk cpu0 IT (1503) 0009417c:00001009417c f000009d O EL3h_s : ADRP x29,0xa717c +1539 clk cpu0 R X29 00000000000A7000 +1540 clk cpu0 IT (1504) 00094180:000010094180 f94627bd O EL3h_s : LDR x29,[x29,#0xc48] +1540 clk cpu0 MR8 000a7c48:0000100a7c48 00000000_03000148 +1540 clk cpu0 R X29 0000000003000148 +1541 clk cpu0 IT (1505) 00094184:000010094184 b001bcf6 O EL3h_s : ADRP x22,0x3831184 +1541 clk cpu0 R X22 0000000003831000 +1542 clk cpu0 IT (1506) 00094188:000010094188 911502d6 O EL3h_s : ADD x22,x22,#0x540 +1542 clk cpu0 R X22 0000000003831540 +1543 clk cpu0 IS (1507) 0009418c:00001009418c 35000688 O EL3h_s : CBNZ w8,0x9425c +1544 clk cpu0 IT (1508) 00094190:000010094190 94002c6a O EL3h_s : BL 0x9f338 +1544 clk cpu0 R X30 0000000000094194 +1545 clk cpu0 IT (1509) 0009f338:00001009f338 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1545 clk cpu0 R X0 0000000000000530 +1546 clk cpu0 IT (1510) 0009f33c:00001009f33c d65f03c0 O EL3h_s : RET +1547 clk cpu0 IT (1511) 00094194:000010094194 8b1b1b09 O EL3h_s : ADD x9,x24,x27,LSL #6 +1547 clk cpu0 R X9 0000000003000000 +1548 clk cpu0 IT (1512) 00094198:000010094198 b9400529 O EL3h_s : LDR w9,[x9,#4] +1548 clk cpu0 MR4 03000004:000000800004_NS 00000000 +1548 clk cpu0 R X9 0000000000000000 +1549 clk cpu0 IT (1513) 0009419c:00001009419c 52808028 O EL3h_s : MOV w8,#0x401 +1549 clk cpu0 R X8 0000000000000401 +1550 clk cpu0 IT (1514) 000941a0:0000100941a0 2a080008 O EL3h_s : ORR w8,w0,w8 +1550 clk cpu0 R X8 0000000000000531 +1551 clk cpu0 IT (1515) 000941a4:0000100941a4 b90abe68 O EL3h_s : STR w8,[x19,#0xabc] +1551 clk cpu0 MW4 03820abc:000010820abc_NS 00000531 +1552 clk cpu0 IT (1516) 000941a8:0000100941a8 11002348 O EL3h_s : ADD w8,w26,#8 +1552 clk cpu0 R X8 0000000030C50838 +1553 clk cpu0 IT (1517) 000941ac:0000100941ac 2a096508 O EL3h_s : ORR w8,w8,w9,LSL #25 +1553 clk cpu0 R X8 0000000030C50838 +1554 clk cpu0 IT (1518) 000941b0:0000100941b0 14000028 O EL3h_s : B 0x94250 +1554 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0012 ALLOC 0x000010094240 +1554 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1090 ALLOC 0x000010094240 +1555 clk cpu0 IT (1519) 00094250:000010094250 2a0803e8 O EL3h_s : MOV w8,w8 +1555 clk cpu0 R X8 0000000030C50838 +1556 clk cpu0 IT (1520) 00094254:000010094254 9001bc69 O EL3h_s : ADRP x9,0x3820254 +1556 clk cpu0 R X9 0000000003820000 +1557 clk cpu0 IT (1521) 00094258:000010094258 f9056128 O EL3h_s : STR x8,[x9,#0xac0] +1557 clk cpu0 MW8 03820ac0:000010820ac0_NS 00000000_30c50838 +1558 clk cpu0 IT (1522) 0009425c:00001009425c b8747ac8 O EL3h_s : LDR w8,[x22,x20,LSL #2] +1558 clk cpu0 MR4 03831540:000010831540_NS 00000001 +1558 clk cpu0 R X8 0000000000000001 +1559 clk cpu0 IT (1523) 00094260:000010094260 7100051f O EL3h_s : CMP w8,#1 +1559 clk cpu0 R cpsr 600003cd +1560 clk cpu0 IS (1524) 00094264:000010094264 540009a1 O EL3h_s : B.NE 0x94398 +1561 clk cpu0 IT (1525) 00094268:000010094268 f0000096 O EL3h_s : ADRP x22,0xa7268 +1561 clk cpu0 R X22 00000000000A7000 +1562 clk cpu0 IT (1526) 0009426c:00001009426c b9401f28 O EL3h_s : LDR w8,[x25,#0x1c] +1562 clk cpu0 MR4 030000dc:0000008000dc_NS 00000001 +1562 clk cpu0 R X8 0000000000000001 +1563 clk cpu0 IT (1527) 00094270:000010094270 f94672d6 O EL3h_s : LDR x22,[x22,#0xce0] +1563 clk cpu0 MR8 000a7ce0:0000100a7ce0 00000000_03000188 +1563 clk cpu0 R X22 0000000003000188 +1564 clk cpu0 IS (1528) 00094274:000010094274 34000428 O EL3h_s : CBZ w8,0x942f8 +1565 clk cpu0 IT (1529) 00094278:000010094278 b001bce8 O EL3h_s : ADRP x8,0x3831278 +1565 clk cpu0 R X8 0000000003831000 +1566 clk cpu0 IT (1530) 0009427c:00001009427c 91153108 O EL3h_s : ADD x8,x8,#0x54c +1566 clk cpu0 R X8 000000000383154C +1566 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0014 ALLOC 0x000010094280 +1566 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10a0 ALLOC 0x000010094280 +1567 clk cpu0 IT (1531) 00094280:000010094280 b940050a O EL3h_s : LDR w10,[x8,#4] +1567 clk cpu0 MR4 03831550:000010831550_NS 00000001 +1567 clk cpu0 R X10 0000000000000001 +1568 clk cpu0 IT (1532) 00094284:000010094284 52b00009 O EL3h_s : MOV w9,#0x80000000 +1568 clk cpu0 R X9 0000000080000000 +1569 clk cpu0 IT (1533) 00094288:000010094288 b900011f O EL3h_s : STR wzr,[x8,#0] +1569 clk cpu0 MW4 0383154c:00001083154c_NS 00000000 +1570 clk cpu0 IT (1534) 0009428c:00001009428c b900091f O EL3h_s : STR wzr,[x8,#8] +1570 clk cpu0 MW4 03831554:000010831554_NS 00000000 +1571 clk cpu0 IT (1535) 00094290:000010094290 7100055f O EL3h_s : CMP w10,#1 +1571 clk cpu0 R cpsr 600003cd +1572 clk cpu0 IT (1536) 00094294:000010094294 29027d1f O EL3h_s : STP wzr,wzr,[x8,#0x10] +1572 clk cpu0 MW4 0383155c:00001083155c_NS 00000000 +1572 clk cpu0 MW4 03831560:000010831560_NS 00000000 +1573 clk cpu0 IT (1537) 00094298:000010094298 29037d1f O EL3h_s : STP wzr,wzr,[x8,#0x18] +1573 clk cpu0 MW4 03831564:000010831564_NS 00000000 +1573 clk cpu0 MW4 03831568:000010831568_NS 00000000 +1574 clk cpu0 IT (1538) 0009429c:00001009429c b900211f O EL3h_s : STR wzr,[x8,#0x20] +1574 clk cpu0 MW4 0383156c:00001083156c_NS 00000000 +1575 clk cpu0 IT (1539) 000942a0:0000100942a0 f8024109 O EL3h_s : STUR x9,[x8,#0x24] +1575 clk cpu0 MW8 03831570:000010831570_NS 00000000_80000000 +1576 clk cpu0 IT (1540) 000942a4:0000100942a4 b900351f O EL3h_s : STR wzr,[x8,#0x34] +1576 clk cpu0 MW4 03831580:000010831580_NS 00000000 +1576 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ac ALLOC 0x000010831580_NS +1576 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ac DIRTY 0x000010831580_NS +1576 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831580_NS +1576 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831580_NS +1577 clk cpu0 IT (1541) 000942a8:0000100942a8 f804411f O EL3h_s : STUR xzr,[x8,#0x44] +1577 clk cpu0 MW8 03831590:000010831590_NS 00000000_00000000 +1578 clk cpu0 IT (1542) 000942ac:0000100942ac f804c11f O EL3h_s : STUR xzr,[x8,#0x4c] +1578 clk cpu0 MW8 03831598:000010831598_NS 00000000_00000000 +1579 clk cpu0 IS (1543) 000942b0:0000100942b0 54000061 O EL3h_s : B.NE 0x942bc +1580 clk cpu0 IT (1544) 000942b4:0000100942b4 b001bce8 O EL3h_s : ADRP x8,0x38312b4 +1580 clk cpu0 R X8 0000000003831000 +1581 clk cpu0 IT (1545) 000942b8:0000100942b8 f902d11f O EL3h_s : STR xzr,[x8,#0x5a0] +1581 clk cpu0 MW8 038315a0:0000108315a0_NS 00000000_00000000 +1582 clk cpu0 IT (1546) 000942bc:0000100942bc b001bce8 O EL3h_s : ADRP x8,0x38312bc +1582 clk cpu0 R X8 0000000003831000 +1582 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0016 ALLOC 0x0000100942c0 +1582 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10b0 ALLOC 0x0000100942c0 +1583 clk cpu0 IT (1547) 000942c0:0000100942c0 91152108 O EL3h_s : ADD x8,x8,#0x548 +1583 clk cpu0 R X8 0000000003831548 +1584 clk cpu0 IT (1548) 000942c4:0000100942c4 aa0803f3 O EL3h_s : MOV x19,x8 +1584 clk cpu0 R X19 0000000003831548 +1585 clk cpu0 IT (1549) 000942c8:0000100942c8 b9003d1f O EL3h_s : STR wzr,[x8,#0x3c] +1585 clk cpu0 MW4 03831584:000010831584_NS 00000000 +1586 clk cpu0 IT (1550) 000942cc:0000100942cc f900211f O EL3h_s : STR xzr,[x8,#0x40] +1586 clk cpu0 MW8 03831588:000010831588_NS 00000000_00000000 +1587 clk cpu0 IT (1551) 000942d0:0000100942d0 94002c1a O EL3h_s : BL 0x9f338 +1587 clk cpu0 R X30 00000000000942D4 +1588 clk cpu0 IT (1552) 0009f338:00001009f338 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1588 clk cpu0 R X0 0000000000000530 +1589 clk cpu0 IT (1553) 0009f33c:00001009f33c d65f03c0 O EL3h_s : RET +1590 clk cpu0 IT (1554) 000942d4:0000100942d4 f0000088 O EL3h_s : ADRP x8,0xa72d4 +1590 clk cpu0 R X8 00000000000A7000 +1591 clk cpu0 IT (1555) 000942d8:0000100942d8 f9461d08 O EL3h_s : LDR x8,[x8,#0xc38] +1591 clk cpu0 MR8 000a7c38:0000100a7c38 00000000_03000108 +1591 clk cpu0 R X8 0000000003000108 +1591 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e0 ALLOC 0x0000100a7c00 +1591 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f00 ALLOC 0x0000100a7c00 +1592 clk cpu0 IT (1556) 000942dc:0000100942dc 52808009 O EL3h_s : MOV w9,#0x400 +1592 clk cpu0 R X9 0000000000000400 +1593 clk cpu0 IT (1557) 000942e0:0000100942e0 72a00089 O EL3h_s : MOVK w9,#4,LSL #16 +1593 clk cpu0 R X9 0000000000040400 +1594 clk cpu0 IT (1558) 000942e4:0000100942e4 2a090009 O EL3h_s : ORR w9,w0,w9 +1594 clk cpu0 R X9 0000000000040530 +1595 clk cpu0 IT (1559) 000942e8:0000100942e8 b9400508 O EL3h_s : LDR w8,[x8,#4] +1595 clk cpu0 MR4 0300010c:00000080010c_NS 00000000 +1595 clk cpu0 R X8 0000000000000000 +1595 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0009 ALLOC 0x000000800100_NS +1595 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0041 ALLOC 0x000000800100_NS +1596 clk cpu0 IT (1560) 000942ec:0000100942ec b9000269 O EL3h_s : STR w9,[x19,#0] +1596 clk cpu0 MW4 03831548:000010831548_NS 00040530 +1597 clk cpu0 IT (1561) 000942f0:0000100942f0 2a086748 O EL3h_s : ORR w8,w26,w8,LSL #25 +1597 clk cpu0 R X8 0000000030C50830 +1598 clk cpu0 IT (1562) 000942f4:0000100942f4 b9003268 O EL3h_s : STR w8,[x19,#0x30] +1598 clk cpu0 MW4 03831578:000010831578_NS 30c50830 +1599 clk cpu0 IT (1563) 000942f8:0000100942f8 b001bce8 O EL3h_s : ADRP x8,0x38312f8 +1599 clk cpu0 R X8 0000000003831000 +1600 clk cpu0 IT (1564) 000942fc:0000100942fc 913ea108 O EL3h_s : ADD x8,x8,#0xfa8 +1600 clk cpu0 R X8 0000000003831FA8 +1600 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0018 ALLOC 0x000010094300 +1600 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10c0 ALLOC 0x000010094300 +1601 clk cpu0 IT (1565) 00094300:000010094300 aa0803e9 O EL3h_s : MOV x9,x8 +1601 clk cpu0 R X9 0000000003831FA8 +1602 clk cpu0 IT (1566) 00094304:000010094304 b900011f O EL3h_s : STR wzr,[x8,#0] +1602 clk cpu0 MW4 03831fa8:000010831fa8_NS 00000000 +1602 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fc ALLOC 0x000010831f80_NS +1602 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fc DIRTY 0x000010831f80_NS +1602 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831f80_NS +1602 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831f80_NS +1603 clk cpu0 IT (1567) 00094308:000010094308 b900111f O EL3h_s : STR wzr,[x8,#0x10] +1603 clk cpu0 MW4 03831fb8:000010831fb8_NS 00000000 +1604 clk cpu0 IT (1568) 0009430c:00001009430c f900211f O EL3h_s : STR xzr,[x8,#0x40] +1604 clk cpu0 MW8 03831fe8:000010831fe8_NS 00000000_00000000 +1604 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fe ALLOC 0x000010831fc0_NS +1604 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fe DIRTY 0x000010831fc0_NS +1604 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831fc0_NS +1604 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831fc0_NS +1605 clk cpu0 IT (1569) 00094310:000010094310 b8776ac8 O EL3h_s : LDR w8,[x22,x23] +1605 clk cpu0 MR4 03000188:000000800188_NS 00000000 +1605 clk cpu0 R X8 0000000000000000 +1605 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000c ALLOC 0x000000800180_NS +1605 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0060 ALLOC 0x000000800180_NS +1606 clk cpu0 IT (1570) 00094314:000010094314 b001bcf3 O EL3h_s : ADRP x19,0x3831314 +1606 clk cpu0 R X19 0000000003831000 +1607 clk cpu0 IT (1571) 00094318:000010094318 913eb273 O EL3h_s : ADD x19,x19,#0xfac +1607 clk cpu0 R X19 0000000003831FAC +1608 clk cpu0 IT (1572) 0009431c:00001009431c a901fd3f O EL3h_s : STP xzr,xzr,[x9,#0x18] +1608 clk cpu0 MW8 03831fc0:000010831fc0_NS 00000000_00000000 +1608 clk cpu0 MW8 03831fc8:000010831fc8_NS 00000000_00000000 +1609 clk cpu0 IT (1573) 00094320:000010094320 7100051f O EL3h_s : CMP w8,#1 +1609 clk cpu0 R cpsr 800003cd +1610 clk cpu0 IT (1574) 00094324:000010094324 a902fd3f O EL3h_s : STP xzr,xzr,[x9,#0x28] +1610 clk cpu0 MW8 03831fd0:000010831fd0_NS 00000000_00000000 +1610 clk cpu0 MW8 03831fd8:000010831fd8_NS 00000000_00000000 +1611 clk cpu0 IS (1575) 00094328:000010094328 540001e0 O EL3h_s : B.EQ 0x94364 +1612 clk cpu0 IS (1576) 0009432c:00001009432c 35000368 O EL3h_s : CBNZ w8,0x94398 +1613 clk cpu0 IT (1577) 00094330:000010094330 94002c02 O EL3h_s : BL 0x9f338 +1613 clk cpu0 R X30 0000000000094334 +1614 clk cpu0 IT (1578) 0009f338:00001009f338 d53e1100 O EL3h_s : MRS x0,SCR_EL3 +1614 clk cpu0 R X0 0000000000000530 +1615 clk cpu0 IT (1579) 0009f33c:00001009f33c d65f03c0 O EL3h_s : RET +1616 clk cpu0 IT (1580) 00094334:000010094334 f0000089 O EL3h_s : ADRP x9,0xa7334 +1616 clk cpu0 R X9 00000000000A7000 +1617 clk cpu0 IT (1581) 00094338:000010094338 f9467129 O EL3h_s : LDR x9,[x9,#0xce0] +1617 clk cpu0 MR8 000a7ce0:0000100a7ce0 00000000_03000188 +1617 clk cpu0 R X9 0000000003000188 +1618 clk cpu0 IT (1582) 0009433c:00001009433c 52808008 O EL3h_s : MOV w8,#0x400 +1618 clk cpu0 R X8 0000000000000400 +1618 clk cpu0 CACHE cpu.cpu0.l1icache LINE 001a ALLOC 0x000010094340 +1618 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10d0 ALLOC 0x000010094340 +1619 clk cpu0 IT (1583) 00094340:000010094340 72a00088 O EL3h_s : MOVK w8,#4,LSL #16 +1619 clk cpu0 R X8 0000000000040400 +1620 clk cpu0 IT (1584) 00094344:000010094344 2a080008 O EL3h_s : ORR w8,w0,w8 +1620 clk cpu0 R X8 0000000000040530 +1621 clk cpu0 IT (1585) 00094348:000010094348 8b1b1929 O EL3h_s : ADD x9,x9,x27,LSL #6 +1621 clk cpu0 R X9 0000000003000188 +1622 clk cpu0 IT (1586) 0009434c:00001009434c b9400529 O EL3h_s : LDR w9,[x9,#4] +1622 clk cpu0 MR4 0300018c:00000080018c_NS 00000000 +1622 clk cpu0 R X9 0000000000000000 +1623 clk cpu0 IT (1587) 00094350:000010094350 b9000268 O EL3h_s : STR w8,[x19,#0] +1623 clk cpu0 MW4 03831fac:000010831fac_NS 00040530 +1624 clk cpu0 IT (1588) 00094354:000010094354 52800708 O EL3h_s : MOV w8,#0x38 +1624 clk cpu0 R X8 0000000000000038 +1625 clk cpu0 IT (1589) 00094358:000010094358 72a610a8 O EL3h_s : MOVK w8,#0x3085,LSL #16 +1625 clk cpu0 R X8 0000000030850038 +1626 clk cpu0 IT (1590) 0009435c:00001009435c 2a096508 O EL3h_s : ORR w8,w8,w9,LSL #25 +1626 clk cpu0 R X8 0000000030850038 +1627 clk cpu0 IT (1591) 00094360:000010094360 1400000d O EL3h_s : B 0x94394 +1627 clk cpu0 CACHE cpu.cpu0.l1icache LINE 001c ALLOC 0x000010094380 +1627 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10e0 ALLOC 0x000010094380 +1628 clk cpu0 IT (1592) 00094394:000010094394 f8004268 O EL3h_s : STUR x8,[x19,#4] +1628 clk cpu0 MW8 03831fb0:000010831fb0_NS 00000000_30850038 +1629 clk cpu0 IT (1593) 00094398:000010094398 b90007f5 O EL3h_s : STR w21,[sp,#4] +1629 clk cpu0 MW4 0384c494:00001084c494_NS 00000000 +1630 clk cpu0 IT (1594) 0009439c:00001009439c f90007f4 O EL3h_s : STR x20,[sp,#8] +1630 clk cpu0 MW8 0384c498:00001084c498_NS 00000000_00000000 +1631 clk cpu0 IT (1595) 000943a0:0000100943a0 f0000096 O EL3h_s : ADRP x22,0xa73a0 +1631 clk cpu0 R X22 00000000000A7000 +1632 clk cpu0 IT (1596) 000943a4:0000100943a4 b9401b28 O EL3h_s : LDR w8,[x25,#0x18] +1632 clk cpu0 MR4 030000d8:0000008000d8_NS 00000001 +1632 clk cpu0 R X8 0000000000000001 +1633 clk cpu0 IT (1597) 000943a8:0000100943a8 f9461ad6 O EL3h_s : LDR x22,[x22,#0xc30] +1633 clk cpu0 MR8 000a7c30:0000100a7c30 00000000_00000000 +1633 clk cpu0 R X22 0000000000000000 +1634 clk cpu0 IT (1598) 000943ac:0000100943ac 529fb81a O EL3h_s : MOV w26,#0xfdc0 +1634 clk cpu0 R X26 000000000000FDC0 +1635 clk cpu0 IT (1599) 000943b0:0000100943b0 72bfdffa O EL3h_s : MOVK w26,#0xfeff,LSL #16 +1635 clk cpu0 R X26 00000000FEFFFDC0 +1636 clk cpu0 IS (1600) 000943b4:0000100943b4 34000548 O EL3h_s : CBZ w8,0x9445c +1637 clk cpu0 IT (1601) 000943b8:0000100943b8 f0000098 O EL3h_s : ADRP x24,0xa73b8 +1637 clk cpu0 R X24 00000000000A7000 +1638 clk cpu0 IT (1602) 000943bc:0000100943bc f9467718 O EL3h_s : LDR x24,[x24,#0xce8] +1638 clk cpu0 MR8 000a7ce8:0000100a7ce8 00000000_00230000 +1638 clk cpu0 R X24 0000000000230000 +1638 clk cpu0 CACHE cpu.cpu0.l1icache LINE 001e ALLOC 0x0000100943c0 +1638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 10f0 ALLOC 0x0000100943c0 +1639 clk cpu0 IT (1603) 000943c0:0000100943c0 f94007ea O EL3h_s : LDR x10,[sp,#8] +1639 clk cpu0 MR8 0384c498:00001084c498_NS 00000000_00000000 +1639 clk cpu0 R X10 0000000000000000 +1640 clk cpu0 IT (1604) 000943c4:0000100943c4 b001bce9 O EL3h_s : ADRP x9,0x38313c4 +1640 clk cpu0 R X9 0000000003831000 +1641 clk cpu0 IT (1605) 000943c8:0000100943c8 52802308 O EL3h_s : MOV w8,#0x118 +1641 clk cpu0 R X8 0000000000000118 +1642 clk cpu0 IT (1606) 000943cc:0000100943cc 912a6129 O EL3h_s : ADD x9,x9,#0xa98 +1642 clk cpu0 R X9 0000000003831A98 +1643 clk cpu0 IT (1607) 000943d0:0000100943d0 910023b3 O EL3h_s : ADD x19,x29,#8 +1643 clk cpu0 R X19 0000000003000150 +1644 clk cpu0 IT (1608) 000943d4:0000100943d4 9b08255d O EL3h_s : MADD x29,x10,x8,x9 +1644 clk cpu0 R X29 0000000003831A98 +1645 clk cpu0 IT (1609) 000943d8:0000100943d8 aa1f03f7 O EL3h_s : MOV x23,xzr +1645 clk cpu0 R X23 0000000000000000 +1646 clk cpu0 IT (1610) 000943dc:0000100943dc 528000bb O EL3h_s : MOV w27,#5 +1646 clk cpu0 R X27 0000000000000005 +1647 clk cpu0 IT (1611) 000943e0:0000100943e0 910123b5 O EL3h_s : ADD x21,x29,#0x48 +1647 clk cpu0 R X21 0000000003831AE0 +1648 clk cpu0 IT (1612) 000943e4:0000100943e4 910143bc O EL3h_s : ADD x28,x29,#0x50 +1648 clk cpu0 R X28 0000000003831AE8 +1649 clk cpu0 IT (1613) 000943e8:0000100943e8 52800274 O EL3h_s : MOV w20,#0x13 +1649 clk cpu0 R X20 0000000000000013 +1650 clk cpu0 IS (1614) 000943ec:0000100943ec b50001f7 O EL3h_s : CBNZ x23,0x94428 +1651 clk cpu0 IT (1615) 000943f0:0000100943f0 f90002b8 O EL3h_s : STR x24,[x21,#0] +1651 clk cpu0 MW8 03831ae0:000010831ae0_NS 00000000_00230000 +1652 clk cpu0 IT (1616) 000943f4:0000100943f4 94002bd5 O EL3h_s : BL 0x9f348 +1652 clk cpu0 R X30 00000000000943F8 +1652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019a ALLOC 0x00001009f340 +1652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1cd0 ALLOC 0x00001009f340 +1653 clk cpu0 IT (1617) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1653 clk cpu0 R X0 00000000000003C0 +1654 clk cpu0 IT (1618) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1654 clk cpu0 R X1 0000000080000000 +1655 clk cpu0 IT (1619) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1655 clk cpu0 R X0 00000000800003C0 +1656 clk cpu0 IT (1620) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1657 clk cpu0 IT (1621) 000943f8:0000100943f8 aa1c03e8 O EL3h_s : MOV x8,x28 +1657 clk cpu0 R X8 0000000003831AE8 +1658 clk cpu0 IT (1622) 000943fc:0000100943fc 33001360 O EL3h_s : BFXIL w0,w27,#0,#5 +1658 clk cpu0 R X0 00000000800003C5 +1658 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0021 ALLOC 0x000010094400 +1658 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1100 ALLOC 0x000010094400 +1659 clk cpu0 IT (1623) 00094400:000010094400 b9401b2a O EL3h_s : LDR w10,[x25,#0x18] +1659 clk cpu0 MR4 030000d8:0000008000d8_NS 00000001 +1659 clk cpu0 R X10 0000000000000001 +1660 clk cpu0 IT (1624) 00094404:000010094404 2a0003e9 O EL3h_s : MOV w9,w0 +1660 clk cpu0 R X9 00000000800003C5 +1661 clk cpu0 IT (1625) 00094408:000010094408 910006f7 O EL3h_s : ADD x23,x23,#1 +1661 clk cpu0 R X23 0000000000000001 +1662 clk cpu0 IT (1626) 0009440c:00001009440c f9000109 O EL3h_s : STR x9,[x8,#0] +1662 clk cpu0 MW8 03831ae8:000010831ae8_NS 00000000_800003c5 +1663 clk cpu0 IT (1627) 00094410:000010094410 b9015bbf O EL3h_s : STR wzr,[x29,#0x158] +1663 clk cpu0 MW4 03831bf0:000010831bf0_NS 00000000 +1663 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00de ALLOC 0x000010831bc0_NS +1663 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00de DIRTY 0x000010831bc0_NS +1663 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010831bc0_NS +1663 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010831bc0_NS +1664 clk cpu0 IT (1628) 00094414:000010094414 910a23bd O EL3h_s : ADD x29,x29,#0x288 +1664 clk cpu0 R X29 0000000003831D20 +1665 clk cpu0 IT (1629) 00094418:000010094418 eb0a02ff O EL3h_s : CMP x23,x10 +1665 clk cpu0 R cpsr 600003cd +1666 clk cpu0 IT (1630) 0009441c:00001009441c 91008273 O EL3h_s : ADD x19,x19,#0x20 +1666 clk cpu0 R X19 0000000003000170 +1667 clk cpu0 IT (1631) 00094420:000010094420 540001e2 O EL3h_s : B.CS 0x9445c +1667 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0023 ALLOC 0x000010094440 +1667 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1110 ALLOC 0x000010094440 +1668 clk cpu0 IT (1632) 0009445c:00001009445c f94007e8 O EL3h_s : LDR x8,[sp,#8] +1668 clk cpu0 MR8 0384c498:00001084c498_NS 00000000_00000000 +1668 clk cpu0 R X8 0000000000000000 +1669 clk cpu0 IT (1633) 00094460:000010094460 9001bc69 O EL3h_s : ADRP x9,0x3820460 +1669 clk cpu0 R X9 0000000003820000 +1670 clk cpu0 IT (1634) 00094464:000010094464 91158129 O EL3h_s : ADD x9,x9,#0x560 +1670 clk cpu0 R X9 0000000003820560 +1671 clk cpu0 IT (1635) 00094468:000010094468 b8687928 O EL3h_s : LDR w8,[x9,x8,LSL #2] +1671 clk cpu0 MR4 03820560:000010820560_NS 00000000 +1671 clk cpu0 R X8 0000000000000000 +1672 clk cpu0 IS (1636) 0009446c:00001009446c 350006a8 O EL3h_s : CBNZ w8,0x94540 +1673 clk cpu0 IT (1637) 00094470:000010094470 b9401728 O EL3h_s : LDR w8,[x25,#0x14] +1673 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1673 clk cpu0 R X8 0000000000000001 +1674 clk cpu0 IS (1638) 00094474:000010094474 34000668 O EL3h_s : CBZ w8,0x94540 +1675 clk cpu0 IT (1639) 00094478:000010094478 f0000094 O EL3h_s : ADRP x20,0xa7478 +1675 clk cpu0 R X20 00000000000A7000 +1676 clk cpu0 IT (1640) 0009447c:00001009447c f9467a94 O EL3h_s : LDR x20,[x20,#0xcf0] +1676 clk cpu0 MR8 000a7cf0:0000100a7cf0 00000000_00220000 +1676 clk cpu0 R X20 0000000000220000 +1676 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0025 ALLOC 0x000010094480 +1676 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1120 ALLOC 0x000010094480 +1677 clk cpu0 IT (1641) 00094480:000010094480 f94007ea O EL3h_s : LDR x10,[sp,#8] +1677 clk cpu0 MR8 0384c498:00001084c498_NS 00000000_00000000 +1677 clk cpu0 R X10 0000000000000000 +1678 clk cpu0 IT (1642) 00094484:000010094484 9001bc69 O EL3h_s : ADRP x9,0x3820484 +1678 clk cpu0 R X9 0000000003820000 +1679 clk cpu0 IT (1643) 00094488:000010094488 52802308 O EL3h_s : MOV w8,#0x118 +1679 clk cpu0 R X8 0000000000000118 +1680 clk cpu0 IT (1644) 0009448c:00001009448c 9115a129 O EL3h_s : ADD x9,x9,#0x568 +1680 clk cpu0 R X9 0000000003820568 +1681 clk cpu0 IT (1645) 00094490:000010094490 9b082548 O EL3h_s : MADD x8,x10,x8,x9 +1681 clk cpu0 R X8 0000000003820568 +1682 clk cpu0 IT (1646) 00094494:000010094494 aa1f03f7 O EL3h_s : MOV x23,xzr +1682 clk cpu0 R X23 0000000000000000 +1683 clk cpu0 IT (1647) 00094498:000010094498 910c4115 O EL3h_s : ADD x21,x8,#0x310 +1683 clk cpu0 R X21 0000000003820878 +1684 clk cpu0 IT (1648) 0009449c:00001009449c 910c6118 O EL3h_s : ADD x24,x8,#0x318 +1684 clk cpu0 R X24 0000000003820880 +1685 clk cpu0 IT (1649) 000944a0:0000100944a0 9101a11b O EL3h_s : ADD x27,x8,#0x68 +1685 clk cpu0 R X27 00000000038205D0 +1686 clk cpu0 IT (1650) 000944a4:0000100944a4 9101c11c O EL3h_s : ADD x28,x8,#0x70 +1686 clk cpu0 R X28 00000000038205D8 +1687 clk cpu0 IT (1651) 000944a8:0000100944a8 9105e11d O EL3h_s : ADD x29,x8,#0x178 +1687 clk cpu0 R X29 00000000038206E0 +1688 clk cpu0 IT (1652) 000944ac:0000100944ac 52800133 O EL3h_s : MOV w19,#9 +1688 clk cpu0 R X19 0000000000000009 +1689 clk cpu0 IT (1653) 000944b0:0000100944b0 710006ff O EL3h_s : CMP w23,#1 +1689 clk cpu0 R cpsr 800003cd +1690 clk cpu0 IT (1654) 000944b4:0000100944b4 54000341 O EL3h_s : B.NE 0x9451c +1690 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x00001009c500 +1690 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x000010094500 +1690 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1141 ALLOC 0x000010094500 +1691 clk cpu0 IS (1655) 0009451c:00001009451c 35ffff17 O EL3h_s : CBNZ w23,0x944fc +1692 clk cpu0 IT (1656) 00094520:000010094520 f9000374 O EL3h_s : STR x20,[x27,#0] +1692 clk cpu0 MW8 038205d0:0000108205d0_NS 00000000_00220000 +1693 clk cpu0 IT (1657) 00094524:000010094524 94002b89 O EL3h_s : BL 0x9f348 +1693 clk cpu0 R X30 0000000000094528 +1694 clk cpu0 IT (1658) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1694 clk cpu0 R X0 00000000000003C0 +1695 clk cpu0 IT (1659) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1695 clk cpu0 R X1 0000000080000000 +1696 clk cpu0 IT (1660) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1696 clk cpu0 R X0 00000000800003C0 +1697 clk cpu0 IT (1661) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1698 clk cpu0 IT (1662) 00094528:000010094528 aa1c03e8 O EL3h_s : MOV x8,x28 +1698 clk cpu0 R X8 00000000038205D8 +1699 clk cpu0 IT (1663) 0009452c:00001009452c 33001260 O EL3h_s : BFXIL w0,w19,#0,#5 +1699 clk cpu0 R X0 00000000800003C9 +1700 clk cpu0 IT (1664) 00094530:000010094530 17fffff1 O EL3h_s : B 0x944f4 +1700 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x00001009c4c0 +1700 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x0000100944c0 +1700 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1131 ALLOC 0x0000100944c0 +1701 clk cpu0 IT (1665) 000944f4:0000100944f4 2a0003e9 O EL3h_s : MOV w9,w0 +1701 clk cpu0 R X9 00000000800003C9 +1702 clk cpu0 IT (1666) 000944f8:0000100944f8 f9000109 O EL3h_s : STR x9,[x8,#0] +1702 clk cpu0 MW8 038205d8:0000108205d8_NS 00000000_800003c9 +1703 clk cpu0 IT (1667) 000944fc:0000100944fc b9401728 O EL3h_s : LDR w8,[x25,#0x14] +1703 clk cpu0 MR4 030000d4:0000008000d4_NS 00000001 +1703 clk cpu0 R X8 0000000000000001 +1704 clk cpu0 IT (1668) 00094500:000010094500 910006f7 O EL3h_s : ADD x23,x23,#1 +1704 clk cpu0 R X23 0000000000000001 +1705 clk cpu0 IT (1669) 00094504:000010094504 b90003bf O EL3h_s : STR wzr,[x29,#0] +1705 clk cpu0 MW4 038206e0:0000108206e0_NS 00000000 +1705 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 ALLOC 0x0000108206c0_NS +1705 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 DIRTY 0x0000108206c0_NS +1705 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108206c0_NS +1705 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108206c0_NS +1706 clk cpu0 IT (1670) 00094508:000010094508 910aa3bd O EL3h_s : ADD x29,x29,#0x2a8 +1706 clk cpu0 R X29 0000000003820988 +1707 clk cpu0 IT (1671) 0009450c:00001009450c eb0802ff O EL3h_s : CMP x23,x8 +1707 clk cpu0 R cpsr 600003cd +1708 clk cpu0 IT (1672) 00094510:000010094510 54000182 O EL3h_s : B.CS 0x94540 +1708 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002b ALLOC 0x000010094540 +1708 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1151 ALLOC 0x000010094540 +1709 clk cpu0 IT (1673) 00094540:000010094540 f94007f5 O EL3h_s : LDR x21,[sp,#8] +1709 clk cpu0 MR8 0384c498:00001084c498_NS 00000000_00000000 +1709 clk cpu0 R X21 0000000000000000 +1710 clk cpu0 IT (1674) 00094544:000010094544 b001bce8 O EL3h_s : ADRP x8,0x3831544 +1710 clk cpu0 R X8 0000000003831000 +1711 clk cpu0 IT (1675) 00094548:000010094548 91150108 O EL3h_s : ADD x8,x8,#0x540 +1711 clk cpu0 R X8 0000000003831540 +1712 clk cpu0 IT (1676) 0009454c:00001009454c f000009b O EL3h_s : ADRP x27,0xa754c +1712 clk cpu0 R X27 00000000000A7000 +1713 clk cpu0 IT (1677) 00094550:000010094550 b8757908 O EL3h_s : LDR w8,[x8,x21,LSL #2] +1713 clk cpu0 MR4 03831540:000010831540_NS 00000001 +1713 clk cpu0 R X8 0000000000000001 +1714 clk cpu0 IT (1678) 00094554:000010094554 b94007f7 O EL3h_s : LDR w23,[sp,#4] +1714 clk cpu0 MR4 0384c494:00001084c494_NS 00000000 +1714 clk cpu0 R X23 0000000000000000 +1715 clk cpu0 IT (1679) 00094558:000010094558 f946237b O EL3h_s : LDR x27,[x27,#0xc40] +1715 clk cpu0 MR8 000a7c40:0000100a7c40 00000000_03000000 +1715 clk cpu0 R X27 0000000003000000 +1716 clk cpu0 IT (1680) 0009455c:00001009455c 9001bc78 O EL3h_s : ADRP x24,0x382055c +1716 clk cpu0 R X24 0000000003820000 +1717 clk cpu0 IT (1681) 00094560:000010094560 7100051f O EL3h_s : CMP w8,#1 +1717 clk cpu0 R cpsr 600003cd +1718 clk cpu0 IT (1682) 00094564:000010094564 912ae318 O EL3h_s : ADD x24,x24,#0xab8 +1718 clk cpu0 R X24 0000000003820AB8 +1719 clk cpu0 IS (1683) 00094568:000010094568 540006c1 O EL3h_s : B.NE 0x94640 +1720 clk cpu0 IT (1684) 0009456c:00001009456c b9401f28 O EL3h_s : LDR w8,[x25,#0x1c] +1720 clk cpu0 MR4 030000dc:0000008000dc_NS 00000001 +1720 clk cpu0 R X8 0000000000000001 +1721 clk cpu0 IS (1685) 00094570:000010094570 340001a8 O EL3h_s : CBZ w8,0x945a4 +1722 clk cpu0 IT (1686) 00094574:000010094574 b001bce9 O EL3h_s : ADRP x9,0x3831574 +1722 clk cpu0 R X9 0000000003831000 +1723 clk cpu0 IT (1687) 00094578:000010094578 52802308 O EL3h_s : MOV w8,#0x118 +1723 clk cpu0 R X8 0000000000000118 +1724 clk cpu0 IT (1688) 0009457c:00001009457c 91152129 O EL3h_s : ADD x9,x9,#0x548 +1724 clk cpu0 R X9 0000000003831548 +1724 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002c INVAL 0x000010010580 +1724 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002c ALLOC 0x000010094580 +1724 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1161 ALLOC 0x000010094580 +1725 clk cpu0 IT (1689) 00094580:000010094580 9b0826b3 O EL3h_s : MADD x19,x21,x8,x9 +1725 clk cpu0 R X19 0000000003831548 +1726 clk cpu0 IT (1690) 00094584:000010094584 f0000088 O EL3h_s : ADRP x8,0xa7584 +1726 clk cpu0 R X8 00000000000A7000 +1727 clk cpu0 IT (1691) 00094588:000010094588 f9467d08 O EL3h_s : LDR x8,[x8,#0xcf8] +1727 clk cpu0 MR8 000a7cf8:0000100a7cf8 00000000_00300000 +1727 clk cpu0 R X8 0000000000300000 +1728 clk cpu0 IT (1692) 0009458c:00001009458c f9003668 O EL3h_s : STR x8,[x19,#0x68] +1728 clk cpu0 MW8 038315b0:0000108315b0_NS 00000000_00300000 +1729 clk cpu0 IT (1693) 00094590:000010094590 94002b6e O EL3h_s : BL 0x9f348 +1729 clk cpu0 R X30 0000000000094594 +1730 clk cpu0 IT (1694) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1730 clk cpu0 R X0 00000000000003C0 +1731 clk cpu0 IT (1695) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1731 clk cpu0 R X1 0000000060000000 +1732 clk cpu0 IT (1696) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1732 clk cpu0 R X0 00000000600003C0 +1733 clk cpu0 IT (1697) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1734 clk cpu0 IT (1698) 00094594:000010094594 52800128 O EL3h_s : MOV w8,#9 +1734 clk cpu0 R X8 0000000000000009 +1735 clk cpu0 IT (1699) 00094598:000010094598 33001100 O EL3h_s : BFXIL w0,w8,#0,#5 +1735 clk cpu0 R X0 00000000600003C9 +1736 clk cpu0 IT (1700) 0009459c:00001009459c f9003a60 O EL3h_s : STR x0,[x19,#0x70] +1736 clk cpu0 MW8 038315b8:0000108315b8_NS 00000000_600003c9 +1737 clk cpu0 IT (1701) 000945a0:0000100945a0 b9017a7f O EL3h_s : STR wzr,[x19,#0x178] +1737 clk cpu0 MW4 038316c0:0000108316c0_NS 00000000 +1737 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00b6 ALLOC 0x0000108316c0_NS +1737 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00b6 DIRTY 0x0000108316c0_NS +1737 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108316c0_NS +1737 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108316c0_NS +1738 clk cpu0 IT (1702) 000945a4:0000100945a4 f000009c O EL3h_s : ADRP x28,0xa75a4 +1738 clk cpu0 R X28 00000000000A7000 +1739 clk cpu0 IT (1703) 000945a8:0000100945a8 f946739c O EL3h_s : LDR x28,[x28,#0xce0] +1739 clk cpu0 MR8 000a7ce0:0000100a7ce0 00000000_03000188 +1739 clk cpu0 R X28 0000000003000188 +1740 clk cpu0 IT (1704) 000945ac:0000100945ac 2a1703f3 O EL3h_s : MOV w19,w23 +1740 clk cpu0 R X19 0000000000000000 +1741 clk cpu0 IT (1705) 000945b0:0000100945b0 d37ae668 O EL3h_s : LSL x8,x19,#6 +1741 clk cpu0 R X8 0000000000000000 +1742 clk cpu0 IT (1706) 000945b4:0000100945b4 b001bcf9 O EL3h_s : ADRP x25,0x38315b4 +1742 clk cpu0 R X25 0000000003831000 +1743 clk cpu0 IT (1707) 000945b8:0000100945b8 b8686b88 O EL3h_s : LDR w8,[x28,x8] +1743 clk cpu0 MR4 03000188:000000800188_NS 00000000 +1743 clk cpu0 R X8 0000000000000000 +1744 clk cpu0 IT (1708) 000945bc:0000100945bc 913ea339 O EL3h_s : ADD x25,x25,#0xfa8 +1744 clk cpu0 R X25 0000000003831FA8 +1744 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002f ALLOC 0x0000100945c0 +1744 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1170 ALLOC 0x0000100945c0 +1745 clk cpu0 IT (1709) 000945c0:0000100945c0 7100051f O EL3h_s : CMP w8,#1 +1745 clk cpu0 R cpsr 800003cd +1746 clk cpu0 IS (1710) 000945c4:0000100945c4 54000180 O EL3h_s : B.EQ 0x945f4 +1747 clk cpu0 IS (1711) 000945c8:0000100945c8 35000368 O EL3h_s : CBNZ w8,0x94634 +1748 clk cpu0 IT (1712) 000945cc:0000100945cc 52802308 O EL3h_s : MOV w8,#0x118 +1748 clk cpu0 R X8 0000000000000118 +1749 clk cpu0 IT (1713) 000945d0:0000100945d0 9b0866b3 O EL3h_s : MADD x19,x21,x8,x25 +1749 clk cpu0 R X19 0000000003831FA8 +1750 clk cpu0 IT (1714) 000945d4:0000100945d4 f0000088 O EL3h_s : ADRP x8,0xa75d4 +1750 clk cpu0 R X8 00000000000A7000 +1751 clk cpu0 IT (1715) 000945d8:0000100945d8 f9468108 O EL3h_s : LDR x8,[x8,#0xd00] +1751 clk cpu0 MR8 000a7d00:0000100a7d00 00000000_00310000 +1751 clk cpu0 R X8 0000000000310000 +1751 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e8 ALLOC 0x0000100a7d00 +1751 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f40 ALLOC 0x0000100a7d00 +1752 clk cpu0 IT (1716) 000945dc:0000100945dc f9002668 O EL3h_s : STR x8,[x19,#0x48] +1752 clk cpu0 MW8 03831ff0:000010831ff0_NS 00000000_00310000 +1753 clk cpu0 IT (1717) 000945e0:0000100945e0 94002b5a O EL3h_s : BL 0x9f348 +1753 clk cpu0 R X30 00000000000945E4 +1754 clk cpu0 IT (1718) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1754 clk cpu0 R X0 00000000000003C0 +1755 clk cpu0 IT (1719) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1755 clk cpu0 R X1 0000000080000000 +1756 clk cpu0 IT (1720) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1756 clk cpu0 R X0 00000000800003C0 +1757 clk cpu0 IT (1721) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1758 clk cpu0 IT (1722) 000945e4:0000100945e4 528000a8 O EL3h_s : MOV w8,#5 +1758 clk cpu0 R X8 0000000000000005 +1759 clk cpu0 IT (1723) 000945e8:0000100945e8 33001100 O EL3h_s : BFXIL w0,w8,#0,#5 +1759 clk cpu0 R X0 00000000800003C5 +1760 clk cpu0 IT (1724) 000945ec:0000100945ec f9002a60 O EL3h_s : STR x0,[x19,#0x50] +1760 clk cpu0 MW8 03831ff8:000010831ff8_NS 00000000_800003c5 +1761 clk cpu0 IT (1725) 000945f0:0000100945f0 14000011 O EL3h_s : B 0x94634 +1761 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0030 INVAL 0x000010010600 +1761 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0030 ALLOC 0x000010094600 +1761 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1180 ALLOC 0x000010094600 +1762 clk cpu0 IT (1726) 00094634:000010094634 52802308 O EL3h_s : MOV w8,#0x118 +1762 clk cpu0 R X8 0000000000000118 +1763 clk cpu0 IT (1727) 00094638:000010094638 9b0866a8 O EL3h_s : MADD x8,x21,x8,x25 +1763 clk cpu0 R X8 0000000003831FA8 +1764 clk cpu0 IT (1728) 0009463c:00001009463c b901591f O EL3h_s : STR wzr,[x8,#0x158] +1764 clk cpu0 MW4 03832100:000010832100_NS 00000000 +1764 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 ALLOC 0x000010832100_NS +1764 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 DIRTY 0x000010832100_NS +1764 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010832100_NS +1764 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010832100_NS +1764 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0033 INVAL 0x000010098640 +1764 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0033 ALLOC 0x000010094640 +1764 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1190 ALLOC 0x000010094640 +1765 clk cpu0 IT (1729) 00094640:000010094640 2a1703f3 O EL3h_s : MOV w19,w23 +1765 clk cpu0 R X19 0000000000000000 +1766 clk cpu0 IT (1730) 00094644:000010094644 d37ae668 O EL3h_s : LSL x8,x19,#6 +1766 clk cpu0 R X8 0000000000000000 +1767 clk cpu0 IT (1731) 00094648:000010094648 b8686b68 O EL3h_s : LDR w8,[x27,x8] +1767 clk cpu0 MR4 03000000:000000800000_NS 00000000 +1767 clk cpu0 R X8 0000000000000000 +1768 clk cpu0 IT (1732) 0009464c:00001009464c 7100051f O EL3h_s : CMP w8,#1 +1768 clk cpu0 R cpsr 800003cd +1769 clk cpu0 IS (1733) 00094650:000010094650 54000180 O EL3h_s : B.EQ 0x94680 +1770 clk cpu0 IS (1734) 00094654:000010094654 35000368 O EL3h_s : CBNZ w8,0x946c0 +1771 clk cpu0 IT (1735) 00094658:000010094658 52802308 O EL3h_s : MOV w8,#0x118 +1771 clk cpu0 R X8 0000000000000118 +1772 clk cpu0 IT (1736) 0009465c:00001009465c 9b0862b3 O EL3h_s : MADD x19,x21,x8,x24 +1772 clk cpu0 R X19 0000000003820AB8 +1773 clk cpu0 IT (1737) 00094660:000010094660 f0000088 O EL3h_s : ADRP x8,0xa7660 +1773 clk cpu0 R X8 00000000000A7000 +1774 clk cpu0 IT (1738) 00094664:000010094664 f9466508 O EL3h_s : LDR x8,[x8,#0xcc8] +1774 clk cpu0 MR8 000a7cc8:0000100a7cc8 00000000_00240000 +1774 clk cpu0 R X8 0000000000240000 +1775 clk cpu0 IT (1739) 00094668:000010094668 f9002668 O EL3h_s : STR x8,[x19,#0x48] +1775 clk cpu0 MW8 03820b00:000010820b00_NS 00000000_00240000 +1775 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0058 ALLOC 0x000010820b00_NS +1775 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0058 DIRTY 0x000010820b00_NS +1775 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820b00_NS +1775 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820b00_NS +1776 clk cpu0 IT (1740) 0009466c:00001009466c 94002b37 O EL3h_s : BL 0x9f348 +1776 clk cpu0 R X30 0000000000094670 +1777 clk cpu0 IT (1741) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1777 clk cpu0 R X0 00000000000003C0 +1778 clk cpu0 IT (1742) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1778 clk cpu0 R X1 0000000080000000 +1779 clk cpu0 IT (1743) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1779 clk cpu0 R X0 00000000800003C0 +1780 clk cpu0 IT (1744) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1781 clk cpu0 IT (1745) 00094670:000010094670 528000a8 O EL3h_s : MOV w8,#5 +1781 clk cpu0 R X8 0000000000000005 +1782 clk cpu0 IT (1746) 00094674:000010094674 33001100 O EL3h_s : BFXIL w0,w8,#0,#5 +1782 clk cpu0 R X0 00000000800003C5 +1783 clk cpu0 IT (1747) 00094678:000010094678 f9002a60 O EL3h_s : STR x0,[x19,#0x50] +1783 clk cpu0 MW8 03820b08:000010820b08_NS 00000000_800003c5 +1784 clk cpu0 IT (1748) 0009467c:00001009467c 14000011 O EL3h_s : B 0x946c0 +1784 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0036 ALLOC 0x0000100946c0 +1784 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 11b0 ALLOC 0x0000100946c0 +1785 clk cpu0 IT (1749) 000946c0:0000100946c0 f000008b O EL3h_s : ADRP x11,0xa76c0 +1785 clk cpu0 R X11 00000000000A7000 +1786 clk cpu0 IT (1750) 000946c4:0000100946c4 f001bd69 O EL3h_s : ADRP x9,0x38436c4 +1786 clk cpu0 R X9 0000000003843000 +1787 clk cpu0 IT (1751) 000946c8:0000100946c8 f946856b O EL3h_s : LDR x11,[x11,#0xd08] +1787 clk cpu0 MR8 000a7d08:0000100a7d08 00000000_00000000 +1787 clk cpu0 R X11 0000000000000000 +1788 clk cpu0 IT (1752) 000946cc:0000100946cc 52802308 O EL3h_s : MOV w8,#0x118 +1788 clk cpu0 R X8 0000000000000118 +1789 clk cpu0 IT (1753) 000946d0:0000100946d0 91340129 O EL3h_s : ADD x9,x9,#0xd00 +1789 clk cpu0 R X9 0000000003843D00 +1790 clk cpu0 IT (1754) 000946d4:0000100946d4 f001bd6a O EL3h_s : ADRP x10,0x38436d4 +1790 clk cpu0 R X10 0000000003843000 +1791 clk cpu0 IT (1755) 000946d8:0000100946d8 912b414a O EL3h_s : ADD x10,x10,#0xad0 +1791 clk cpu0 R X10 0000000003843AD0 +1792 clk cpu0 IT (1756) 000946dc:0000100946dc 9b087ea8 O EL3h_s : MUL x8,x21,x8 +1792 clk cpu0 R X8 0000000000000000 +1793 clk cpu0 IT (1757) 000946e0:0000100946e0 8b153929 O EL3h_s : ADD x9,x9,x21,LSL #14 +1793 clk cpu0 R X9 0000000003843D00 +1794 clk cpu0 IT (1758) 000946e4:0000100946e4 8b08030c O EL3h_s : ADD x12,x24,x8 +1794 clk cpu0 R X12 0000000003820AB8 +1795 clk cpu0 IT (1759) 000946e8:0000100946e8 91401129 O EL3h_s : ADD x9,x9,#4,LSL #12 +1795 clk cpu0 R X9 0000000003847D00 +1796 clk cpu0 IT (1760) 000946ec:0000100946ec 8b080154 O EL3h_s : ADD x20,x10,x8 +1796 clk cpu0 R X20 0000000003843AD0 +1797 clk cpu0 IT (1761) 000946f0:0000100946f0 b901599f O EL3h_s : STR wzr,[x12,#0x158] +1797 clk cpu0 MW4 03820c10:000010820c10_NS 00000000 +1797 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0060 ALLOC 0x000010820c00_NS +1797 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0060 DIRTY 0x000010820c00_NS +1797 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010820c00_NS +1797 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010820c00_NS +1798 clk cpu0 IT (1762) 000946f4:0000100946f4 f9008689 O EL3h_s : STR x9,[x20,#0x108] +1798 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1798 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1798 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1798 clk cpu0 TTW DTLB LPAE 1:3 00002c1b3080 0000000010840423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010840000 +1798 clk cpu0 MW8 03843bd8:000010843bd8_NS 00000000_03847d00 +1798 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03840000 EL3_s, nG asid=0:0x0010840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1798 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03840000 EL3_s, nG asid=0:0x0010840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000000800000_NS +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000060410000 +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01de ALLOC 0x000010843bc0_NS +1798 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01de DIRTY 0x000010843bc0_NS +1798 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010843bc0_NS +1798 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010843bc0_NS +1799 clk cpu0 IT (1763) 000946f8:0000100946f8 f900028b O EL3h_s : STR x11,[x20,#0] +1799 clk cpu0 MW8 03843ad0:000010843ad0_NS 00000000_00000000 +1799 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01d6 ALLOC 0x000010843ac0_NS +1799 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01d6 DIRTY 0x000010843ac0_NS +1799 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010843ac0_NS +1799 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010843ac0_NS +1800 clk cpu0 IT (1764) 000946fc:0000100946fc 94002b13 O EL3h_s : BL 0x9f348 +1800 clk cpu0 R X30 0000000000094700 +1801 clk cpu0 IT (1765) 0009f348:00001009f348 d53b4220 O EL3h_s : MRS x0,DAIF +1801 clk cpu0 R X0 00000000000003C0 +1802 clk cpu0 IT (1766) 0009f34c:00001009f34c d53b4201 O EL3h_s : MRS x1,NZCV +1802 clk cpu0 R X1 0000000080000000 +1803 clk cpu0 IT (1767) 0009f350:00001009f350 aa010000 O EL3h_s : ORR x0,x0,x1 +1803 clk cpu0 R X0 00000000800003C0 +1804 clk cpu0 IT (1768) 0009f354:00001009f354 d65f03c0 O EL3h_s : RET +1804 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0038 ALLOC 0x000010094700 +1804 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 11c0 ALLOC 0x000010094700 +1805 clk cpu0 IT (1769) 00094700:000010094700 d0030c13 O EL3h_s : ADRP x19,0x6216700 +1805 clk cpu0 R X19 0000000006216000 +1806 clk cpu0 IT (1770) 00094704:000010094704 91013273 O EL3h_s : ADD x19,x19,#0x4c +1806 clk cpu0 R X19 000000000621604C +1807 clk cpu0 IT (1771) 00094708:000010094708 b9400261 O EL3h_s : LDR w1,[x19,#0] +1807 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1807 clk cpu0 R X1 0000000000000001 +1808 clk cpu0 IT (1772) 0009470c:00001009470c 121b6808 O EL3h_s : AND w8,w0,#0xffffffe0 +1808 clk cpu0 R X8 00000000800003C0 +1809 clk cpu0 IT (1773) 00094710:000010094710 b001bec0 O EL3h_s : ADRP x0,0x386d710 +1809 clk cpu0 R X0 000000000386D000 +1810 clk cpu0 IT (1774) 00094714:000010094714 321e0508 O EL3h_s : ORR w8,w8,#0xc +1810 clk cpu0 R X8 00000000800003CC +1811 clk cpu0 IT (1775) 00094718:000010094718 913d1c00 O EL3h_s : ADD x0,x0,#0xf47 +1811 clk cpu0 R X0 000000000386DF47 +1812 clk cpu0 IT (1776) 0009471c:00001009471c f9000688 O EL3h_s : STR x8,[x20,#8] +1812 clk cpu0 MW8 03843ad8:000010843ad8_NS 00000000_800003cc +1813 clk cpu0 IT (1777) 00094720:000010094720 b901129f O EL3h_s : STR wzr,[x20,#0x110] +1813 clk cpu0 MW4 03843be0:000010843be0_NS 00000000 +1814 clk cpu0 IT (1778) 00094724:000010094724 94002314 O EL3h_s : BL 0x9d374 +1814 clk cpu0 R X30 0000000000094728 +1815 clk cpu0 IT (1779) 0009d374:00001009d374 f81e0ff4 O EL3h_s : STR x20,[sp,#-0x20]! +1815 clk cpu0 MW8 0384c470:00001084c470_NS 00000000_03843ad0 +1815 clk cpu0 R SP_EL3 000000000384C470 +1816 clk cpu0 IT (1780) 0009d378:00001009d378 a9017bf3 O EL3h_s : STP x19,x30,[sp,#0x10] +1816 clk cpu0 MW8 0384c480:00001084c480_NS 00000000_0621604c +1816 clk cpu0 MW8 0384c488:00001084c488_NS 00000000_00094728 +1817 clk cpu0 IT (1781) 0009d37c:00001009d37c 2a0103f4 O EL3h_s : MOV w20,w1 +1817 clk cpu0 R X20 0000000000000001 +1818 clk cpu0 IT (1782) 0009d380:00001009d380 aa0003f3 O EL3h_s : MOV x19,x0 +1818 clk cpu0 R X19 000000000386DF47 +1819 clk cpu0 IT (1783) 0009d384:00001009d384 940027b7 O EL3h_s : BL 0xa7260 +1819 clk cpu0 R X30 000000000009D388 +1820 clk cpu0 IT (1784) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1820 clk cpu0 R X0 0000000000000000 +1821 clk cpu0 IT (1785) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1821 clk cpu0 R cpsr 800007cd +1822 clk cpu0 IT (1786) 0009d388:00001009d388 b9000fe0 O EL3h_s : STR w0,[sp,#0xc] +1822 clk cpu0 MW4 0384c47c:00001084c47c_NS 00000000 +1822 clk cpu0 R cpsr 800003cd +1823 clk cpu0 IT (1787) 0009d38c:00001009d38c b9400fe8 O EL3h_s : LDR w8,[sp,#0xc] +1823 clk cpu0 MR4 0384c47c:00001084c47c_NS 00000000 +1823 clk cpu0 R X8 0000000000000000 +1824 clk cpu0 IT (1788) 0009d390:00001009d390 91000e69 O EL3h_s : ADD x9,x19,#3 +1824 clk cpu0 R X9 000000000386DF4A +1825 clk cpu0 IT (1789) 0009d394:00001009d394 38686928 O EL3h_s : LDRB w8,[x9,x8] +1825 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +1825 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +1825 clk cpu0 TTW DTLB LPAE 1:2 000060410008 000000002c1b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1b0000 +1825 clk cpu0 TTW DTLB LPAE 1:3 00002c1b30d8 000000001086c423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001086c000 +1825 clk cpu0 MR1 0386df4a:00001086df4a_NS 00 +1825 clk cpu0 R X8 0000000000000000 +1825 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0386c000 EL3_s, nG asid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1825 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0386c000 EL3_s, nG asid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +1825 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +1825 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000050210000 +1825 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0186 ALLOC 0x00002c1b30c0 +1825 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fa ALLOC 0x00001086df40_NS +1825 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c30 ALLOC 0x00002c1b30c0 +1825 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17d0 ALLOC 0x00001086df40_NS +1826 clk cpu0 IT (1790) 0009d398:00001009d398 b9400fea O EL3h_s : LDR w10,[sp,#0xc] +1826 clk cpu0 MR4 0384c47c:00001084c47c_NS 00000000 +1826 clk cpu0 R X10 0000000000000000 +1827 clk cpu0 IT (1791) 0009d39c:00001009d39c 2a2803e8 O EL3h_s : MVN w8,w8 +1827 clk cpu0 R X8 00000000FFFFFFFF +1828 clk cpu0 IT (1792) 0009d3a0:00001009d3a0 382a6928 O EL3h_s : STRB w8,[x9,x10] +1828 clk cpu0 MW1 0386df4a:00001086df4a_NS ff +1828 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00fa DIRTY 0x00001086df40_NS +1828 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17d0 INVAL 0x00001086df40_NS +1829 clk cpu0 IT (1793) 0009d3a4:00001009d3a4 d5033f9f O EL3h_s : DSB SY +1830 clk cpu0 IT (1794) 0009d3a8:00001009d3a8 aa1303e0 O EL3h_s : MOV x0,x19 +1830 clk cpu0 R X0 000000000386DF47 +1831 clk cpu0 IT (1795) 0009d3ac:00001009d3ac 97ffed6c O EL3h_s : BL 0x9895c +1831 clk cpu0 R X30 000000000009D3B0 +1832 clk cpu0 IT (1796) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c +1832 clk cpu0 R X8 0000000006216000 +1833 clk cpu0 IT (1797) 00098960:000010098960 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +1833 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1833 clk cpu0 R X8 0000000000000001 +1834 clk cpu0 IT (1798) 00098964:000010098964 7100091f O EL3h_s : CMP w8,#2 +1834 clk cpu0 R cpsr 800003cd +1835 clk cpu0 IT (1799) 00098968:000010098968 54000043 O EL3h_s : B.CC 0x98970 +1836 clk cpu0 IT (1800) 00098970:000010098970 d65f03c0 O EL3h_s : RET +1837 clk cpu0 IT (1801) 0009d3b0:00001009d3b0 39400668 O EL3h_s : LDRB w8,[x19,#1] +1837 clk cpu0 MR1 0386df48:00001086df48_NS 00 +1837 clk cpu0 R X8 0000000000000000 +1838 clk cpu0 IT (1802) 0009d3b4:00001009d3b4 11000508 O EL3h_s : ADD w8,w8,#1 +1838 clk cpu0 R X8 0000000000000001 +1839 clk cpu0 IT (1803) 0009d3b8:00001009d3b8 39000668 O EL3h_s : STRB w8,[x19,#1] +1839 clk cpu0 MW1 0386df48:00001086df48_NS 01 +1840 clk cpu0 IT (1804) 0009d3bc:00001009d3bc 39400668 O EL3h_s : LDRB w8,[x19,#1] +1840 clk cpu0 MR1 0386df48:00001086df48_NS 01 +1840 clk cpu0 R X8 0000000000000001 +1841 clk cpu0 IT (1805) 0009d3c0:00001009d3c0 6b14011f O EL3h_s : CMP w8,w20 +1841 clk cpu0 R cpsr 600003cd +1842 clk cpu0 IS (1806) 0009d3c4:00001009d3c4 540002c1 O EL3h_s : B.NE 0x9d41c +1843 clk cpu0 IT (1807) 0009d3c8:00001009d3c8 3900067f O EL3h_s : STRB wzr,[x19,#1] +1843 clk cpu0 MW1 0386df48:00001086df48_NS 00 +1844 clk cpu0 IT (1808) 0009d3cc:00001009d3cc b9000bff O EL3h_s : STR wzr,[sp,#8] +1844 clk cpu0 MW4 0384c478:00001084c478_NS 00000000 +1845 clk cpu0 IT (1809) 0009d3d0:00001009d3d0 b0030bc8 O EL3h_s : ADRP x8,0x62163d0 +1845 clk cpu0 R X8 0000000006216000 +1846 clk cpu0 IT (1810) 0009d3d4:00001009d3d4 b9400be9 O EL3h_s : LDR w9,[sp,#8] +1846 clk cpu0 MR4 0384c478:00001084c478_NS 00000000 +1846 clk cpu0 R X9 0000000000000000 +1847 clk cpu0 IT (1811) 0009d3d8:00001009d3d8 b9404d0a O EL3h_s : LDR w10,[x8,#0x4c] +1847 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1847 clk cpu0 R X10 0000000000000001 +1848 clk cpu0 IT (1812) 0009d3dc:00001009d3dc 6b0a013f O EL3h_s : CMP w9,w10 +1848 clk cpu0 R cpsr 800003cd +1849 clk cpu0 IS (1813) 0009d3e0:00001009d3e0 54000142 O EL3h_s : B.CS 0x9d408 +1850 clk cpu0 IT (1814) 0009d3e4:00001009d3e4 b9400fe9 O EL3h_s : LDR w9,[sp,#0xc] +1850 clk cpu0 MR4 0384c47c:00001084c47c_NS 00000000 +1850 clk cpu0 R X9 0000000000000000 +1851 clk cpu0 IT (1815) 0009d3e8:00001009d3e8 91000e6a O EL3h_s : ADD x10,x19,#3 +1851 clk cpu0 R X10 000000000386DF4A +1852 clk cpu0 IT (1816) 0009d3ec:00001009d3ec 38696949 O EL3h_s : LDRB w9,[x10,x9] +1852 clk cpu0 MR1 0386df4a:00001086df4a_NS ff +1852 clk cpu0 R X9 00000000000000FF +1853 clk cpu0 IT (1817) 0009d3f0:00001009d3f0 b9400beb O EL3h_s : LDR w11,[sp,#8] +1853 clk cpu0 MR4 0384c478:00001084c478_NS 00000000 +1853 clk cpu0 R X11 0000000000000000 +1854 clk cpu0 IT (1818) 0009d3f4:00001009d3f4 382b6949 O EL3h_s : STRB w9,[x10,x11] +1854 clk cpu0 MW1 0386df4a:00001086df4a_NS ff +1855 clk cpu0 IT (1819) 0009d3f8:00001009d3f8 b9400be9 O EL3h_s : LDR w9,[sp,#8] +1855 clk cpu0 MR4 0384c478:00001084c478_NS 00000000 +1855 clk cpu0 R X9 0000000000000000 +1856 clk cpu0 IT (1820) 0009d3fc:00001009d3fc 11000529 O EL3h_s : ADD w9,w9,#1 +1856 clk cpu0 R X9 0000000000000001 +1857 clk cpu0 IT (1821) 0009d400:00001009d400 b9000be9 O EL3h_s : STR w9,[sp,#8] +1857 clk cpu0 MW4 0384c478:00001084c478_NS 00000001 +1858 clk cpu0 IT (1822) 0009d404:00001009d404 17fffff4 O EL3h_s : B 0x9d3d4 +1859 clk cpu0 IT (1823) 0009d3d4:00001009d3d4 b9400be9 O EL3h_s : LDR w9,[sp,#8] +1859 clk cpu0 MR4 0384c478:00001084c478_NS 00000001 +1859 clk cpu0 R X9 0000000000000001 +1860 clk cpu0 IT (1824) 0009d3d8:00001009d3d8 b9404d0a O EL3h_s : LDR w10,[x8,#0x4c] +1860 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1860 clk cpu0 R X10 0000000000000001 +1861 clk cpu0 IT (1825) 0009d3dc:00001009d3dc 6b0a013f O EL3h_s : CMP w9,w10 +1861 clk cpu0 R cpsr 600003cd +1862 clk cpu0 IT (1826) 0009d3e0:00001009d3e0 54000142 O EL3h_s : B.CS 0x9d408 +1863 clk cpu0 IT (1827) 0009d408:00001009d408 d5033fbf O EL3h_s : DMB SY +1864 clk cpu0 IT (1828) 0009d40c:00001009d40c b9400fe8 O EL3h_s : LDR w8,[sp,#0xc] +1864 clk cpu0 MR4 0384c47c:00001084c47c_NS 00000000 +1864 clk cpu0 R X8 0000000000000000 +1865 clk cpu0 IT (1829) 0009d410:00001009d410 8b080268 O EL3h_s : ADD x8,x19,x8 +1865 clk cpu0 R X8 000000000386DF47 +1866 clk cpu0 IT (1830) 0009d414:00001009d414 39400d08 O EL3h_s : LDRB w8,[x8,#3] +1866 clk cpu0 MR1 0386df4a:00001086df4a_NS ff +1866 clk cpu0 R X8 00000000000000FF +1867 clk cpu0 IT (1831) 0009d418:00001009d418 39000a68 O EL3h_s : STRB w8,[x19,#2] +1867 clk cpu0 MW1 0386df49:00001086df49_NS ff +1868 clk cpu0 IT (1832) 0009d41c:00001009d41c d5033f9f O EL3h_s : DSB SY +1869 clk cpu0 IT (1833) 0009d420:00001009d420 aa1303e0 O EL3h_s : MOV x0,x19 +1869 clk cpu0 R X0 000000000386DF47 +1870 clk cpu0 IT (1834) 0009d424:00001009d424 97fff985 O EL3h_s : BL 0x9ba38 +1870 clk cpu0 R X30 000000000009D428 +1871 clk cpu0 IT (1835) 0009ba38:00001009ba38 d5033fbf O EL3h_s : DMB SY +1872 clk cpu0 IT (1836) 0009ba3c:00001009ba3c f0030bc8 O EL3h_s : ADRP x8,0x6216a3c +1872 clk cpu0 R X8 0000000006216000 +1873 clk cpu0 IT (1837) 0009ba40:00001009ba40 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +1873 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1873 clk cpu0 R X8 0000000000000001 +1874 clk cpu0 IT (1838) 0009ba44:00001009ba44 7100091f O EL3h_s : CMP w8,#2 +1874 clk cpu0 R cpsr 800003cd +1875 clk cpu0 IT (1839) 0009ba48:00001009ba48 54000083 O EL3h_s : B.CC 0x9ba58 +1876 clk cpu0 IT (1840) 0009ba58:00001009ba58 d65f03c0 O EL3h_s : RET +1877 clk cpu0 IT (1841) 0009d428:00001009d428 39400a68 O EL3h_s : LDRB w8,[x19,#2] +1877 clk cpu0 MR1 0386df49:00001086df49_NS ff +1877 clk cpu0 R X8 00000000000000FF +1878 clk cpu0 IT (1842) 0009d42c:00001009d42c b9400fe9 O EL3h_s : LDR w9,[sp,#0xc] +1878 clk cpu0 MR4 0384c47c:00001084c47c_NS 00000000 +1878 clk cpu0 R X9 0000000000000000 +1879 clk cpu0 IT (1843) 0009d430:00001009d430 8b090269 O EL3h_s : ADD x9,x19,x9 +1879 clk cpu0 R X9 000000000386DF47 +1880 clk cpu0 IT (1844) 0009d434:00001009d434 39400d29 O EL3h_s : LDRB w9,[x9,#3] +1880 clk cpu0 MR1 0386df4a:00001086df4a_NS ff +1880 clk cpu0 R X9 00000000000000FF +1881 clk cpu0 IT (1845) 0009d438:00001009d438 6b09011f O EL3h_s : CMP w8,w9 +1881 clk cpu0 R cpsr 600003cd +1882 clk cpu0 IT (1846) 0009d43c:00001009d43c 54000060 O EL3h_s : B.EQ 0x9d448 +1883 clk cpu0 IT (1847) 0009d448:00001009d448 d5033fbf O EL3h_s : DMB SY +1884 clk cpu0 IT (1848) 0009d44c:00001009d44c a9417bf3 O EL3h_s : LDP x19,x30,[sp,#0x10] +1884 clk cpu0 MR8 0384c480:00001084c480_NS 00000000_0621604c +1884 clk cpu0 MR8 0384c488:00001084c488_NS 00000000_00094728 +1884 clk cpu0 R X19 000000000621604C +1884 clk cpu0 R X30 0000000000094728 +1885 clk cpu0 IT (1849) 0009d450:00001009d450 f84207f4 O EL3h_s : LDR x20,[sp],#0x20 +1885 clk cpu0 MR8 0384c470:00001084c470_NS 00000000_03843ad0 +1885 clk cpu0 R SP_EL3 000000000384C490 +1885 clk cpu0 R X20 0000000003843AD0 +1886 clk cpu0 IT (1850) 0009d454:00001009d454 d65f03c0 O EL3h_s : RET +1887 clk cpu0 IT (1851) 00094728:000010094728 aa1303e0 O EL3h_s : MOV x0,x19 +1887 clk cpu0 R X0 000000000621604C +1888 clk cpu0 IT (1852) 0009472c:00001009472c 940044ac O EL3h_s : BL 0xa59dc +1888 clk cpu0 R X30 0000000000094730 +1889 clk cpu0 IT (1853) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +1890 clk cpu0 IT (1854) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +1890 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +1890 clk cpu0 R DC CIVAC 00000000:0621604c +1890 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +1890 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +1891 clk cpu0 IT (1855) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +1892 clk cpu0 IT (1856) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +1893 clk cpu0 IT (1857) 00094730:000010094730 d5033f9f O EL3h_s : DSB SY +1894 clk cpu0 IT (1858) 00094734:000010094734 a9467bfd O EL3h_s : LDP x29,x30,[sp,#0x60] +1894 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_00000000 +1894 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_000184b4 +1894 clk cpu0 R X29 0000000000000000 +1894 clk cpu0 R X30 00000000000184B4 +1895 clk cpu0 IT (1859) 00094738:000010094738 a9454ff4 O EL3h_s : LDP x20,x19,[sp,#0x50] +1895 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_80858510 +1895 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_0001843c +1895 clk cpu0 R X19 000000000001843C +1895 clk cpu0 R X20 0000000080858510 +1896 clk cpu0 IT (1860) 0009473c:00001009473c a94457f6 O EL3h_s : LDP x22,x21,[sp,#0x40] +1896 clk cpu0 MR8 0384c4d0:00001084c4d0_NS 00000000_00003fff +1896 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_10410000 +1896 clk cpu0 R X21 0000000010410000 +1896 clk cpu0 R X22 0000000000003FFF +1896 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003a ALLOC 0x000010094740 +1896 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 11d0 ALLOC 0x000010094740 +1897 clk cpu0 IT (1861) 00094740:000010094740 a9435ff8 O EL3h_s : LDP x24,x23,[sp,#0x30] +1897 clk cpu0 MR8 0384c4c0:00001084c4c0_NS 00000000_00000000 +1897 clk cpu0 MR8 0384c4c8:00001084c4c8_NS 00000000_00000000 +1897 clk cpu0 R X23 0000000000000000 +1897 clk cpu0 R X24 0000000000000000 +1898 clk cpu0 IT (1862) 00094744:000010094744 a94267fa O EL3h_s : LDP x26,x25,[sp,#0x20] +1898 clk cpu0 MR8 0384c4b0:00001084c4b0_NS 00000000_00000000 +1898 clk cpu0 MR8 0384c4b8:00001084c4b8_NS 00000000_00000000 +1898 clk cpu0 R X25 0000000000000000 +1898 clk cpu0 R X26 0000000000000000 +1899 clk cpu0 IT (1863) 00094748:000010094748 a9416ffc O EL3h_s : LDP x28,x27,[sp,#0x10] +1899 clk cpu0 MR8 0384c4a0:00001084c4a0_NS 00000000_00000000 +1899 clk cpu0 MR8 0384c4a8:00001084c4a8_NS 00000000_00000000 +1899 clk cpu0 R X27 0000000000000000 +1899 clk cpu0 R X28 0000000000000000 +1900 clk cpu0 IT (1864) 0009474c:00001009474c 9101c3ff O EL3h_s : ADD sp,sp,#0x70 +1900 clk cpu0 R SP_EL3 000000000384C500 +1901 clk cpu0 IT (1865) 00094750:000010094750 14000f71 O EL3h_s : B 0x98514 +1902 clk cpu0 IT (1866) 00098514:000010098514 f81f0ffe O EL3h_s : STR x30,[sp,#-0x10]! +1902 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_000184b4 +1902 clk cpu0 R SP_EL3 000000000384C4F0 +1903 clk cpu0 IT (1867) 00098518:000010098518 d5033f9f O EL3h_s : DSB SY +1904 clk cpu0 IT (1868) 0009851c:00001009851c d0030be0 O EL3h_s : ADRP x0,0x621651c +1904 clk cpu0 R X0 0000000006216000 +1905 clk cpu0 IT (1869) 00098520:000010098520 91038000 O EL3h_s : ADD x0,x0,#0xe0 +1905 clk cpu0 R X0 00000000062160E0 +1906 clk cpu0 IT (1870) 00098524:000010098524 9400352e O EL3h_s : BL 0xa59dc +1906 clk cpu0 R X30 0000000000098528 +1907 clk cpu0 IT (1871) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +1908 clk cpu0 IT (1872) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +1908 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 062160e0:0000152160e0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +1908 clk cpu0 R DC CIVAC 00000000:062160e0 +1908 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000152160c0_NS +1908 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +1908 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +1908 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 CLEAN 0x0000152160c0_NS +1908 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 INVAL 0x0000152160c0_NS +1909 clk cpu0 IT (1873) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +1910 clk cpu0 IT (1874) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +1911 clk cpu0 IT (1875) 00098528:000010098528 d5033f9f O EL3h_s : DSB SY +1912 clk cpu0 IT (1876) 0009852c:00001009852c f84107fe O EL3h_s : LDR x30,[sp],#0x10 +1912 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_000184b4 +1912 clk cpu0 R SP_EL3 000000000384C500 +1912 clk cpu0 R X30 00000000000184B4 +1913 clk cpu0 IT (1877) 00098530:000010098530 d65f03c0 O EL3h_s : RET +1914 clk cpu0 IT (1878) 000184b4:0000100184b4 d2800000 O EL3h_s : MOV x0,#0 +1914 clk cpu0 R X0 0000000000000000 +1915 clk cpu0 IT (1879) 000184b8:0000100184b8 d2800001 O EL3h_s : MOV x1,#0 +1915 clk cpu0 R X1 0000000000000000 +1916 clk cpu0 IT (1880) 000184bc:0000100184bc d2800002 O EL3h_s : MOV x2,#0 +1916 clk cpu0 R X2 0000000000000000 +1916 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0027 INVAL 0x0000100104c0 +1916 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0027 ALLOC 0x0000100184c0 +1916 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0131 ALLOC 0x0000100184c0 +1917 clk cpu0 IT (1881) 000184c0:0000100184c0 d2800002 O EL3h_s : MOV x2,#0 +1917 clk cpu0 R X2 0000000000000000 +1918 clk cpu0 IT (1882) 000184c4:0000100184c4 d2800200 O EL3h_s : MOV x0,#0x10 +1918 clk cpu0 R X0 0000000000000010 +1919 clk cpu0 IT (1883) 000184c8:0000100184c8 d2800001 O EL3h_s : MOV x1,#0 +1919 clk cpu0 R X1 0000000000000000 +1920 clk cpu0 IT (1884) 000184cc:0000100184cc d10443ff O EL3h_s : SUB sp,sp,#0x110 +1920 clk cpu0 R SP_EL3 000000000384C3F0 +1921 clk cpu0 IT (1885) 000184d0:0000100184d0 910003e3 O EL3h_s : MOV x3,sp +1921 clk cpu0 R X3 000000000384C3F0 +1922 clk cpu0 IT (1886) 000184d4:0000100184d4 9401e769 O EL3h_s : BL 0x92278 +1922 clk cpu0 R X30 00000000000184D8 +1922 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0112 ALLOC 0x000010092240 +1922 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0890 ALLOC 0x000010092240 +1923 clk cpu0 IT (1887) 00092278:000010092278 a9bc63f9 O EL3h_s : STP x25,x24,[sp,#-0x40]! +1923 clk cpu0 MW8 0384c3b0:00001084c3b0_NS 00000000_00000000 +1923 clk cpu0 MW8 0384c3b8:00001084c3b8_NS 00000000_00000000 +1923 clk cpu0 R SP_EL3 000000000384C3B0 +1924 clk cpu0 IT (1888) 0009227c:00001009227c a9015bf7 O EL3h_s : STP x23,x22,[sp,#0x10] +1924 clk cpu0 MW8 0384c3c0:00001084c3c0_NS 00000000_00000000 +1924 clk cpu0 MW8 0384c3c8:00001084c3c8_NS 00000000_00003fff +1924 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0114 ALLOC 0x000010092280 +1924 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 08a0 ALLOC 0x000010092280 +1925 clk cpu0 IT (1889) 00092280:000010092280 a90253f5 O EL3h_s : STP x21,x20,[sp,#0x20] +1925 clk cpu0 MW8 0384c3d0:00001084c3d0_NS 00000000_10410000 +1925 clk cpu0 MW8 0384c3d8:00001084c3d8_NS 00000000_80858510 +1926 clk cpu0 IT (1890) 00092284:000010092284 a9037bf3 O EL3h_s : STP x19,x30,[sp,#0x30] +1926 clk cpu0 MW8 0384c3e0:00001084c3e0_NS 00000000_0001843c +1926 clk cpu0 MW8 0384c3e8:00001084c3e8_NS 00000000_000184d8 +1927 clk cpu0 IT (1891) 00092288:000010092288 aa0303f5 O EL3h_s : MOV x21,x3 +1927 clk cpu0 R X21 000000000384C3F0 +1928 clk cpu0 IT (1892) 0009228c:00001009228c 2a0203f6 O EL3h_s : MOV w22,w2 +1928 clk cpu0 R X22 0000000000000000 +1929 clk cpu0 IT (1893) 00092290:000010092290 2a0103f7 O EL3h_s : MOV w23,w1 +1929 clk cpu0 R X23 0000000000000000 +1930 clk cpu0 IT (1894) 00092294:000010092294 2a0003f3 O EL3h_s : MOV w19,w0 +1930 clk cpu0 R X19 0000000000000010 +1931 clk cpu0 IT (1895) 00092298:000010092298 940053f2 O EL3h_s : BL 0xa7260 +1931 clk cpu0 R X30 000000000009229C +1932 clk cpu0 IT (1896) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1932 clk cpu0 R X0 0000000000000000 +1933 clk cpu0 IT (1897) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1933 clk cpu0 R cpsr 600007cd +1934 clk cpu0 IT (1898) 0009229c:00001009229c 51001668 O EL3h_s : SUB w8,w19,#5 +1934 clk cpu0 R cpsr 600003cd +1934 clk cpu0 R X8 000000000000000B +1935 clk cpu0 IT (1899) 000922a0:0000100922a0 9001bd18 O EL3h_s : ADRP x24,0x38322a0 +1935 clk cpu0 R X24 0000000003832000 +1936 clk cpu0 IT (1900) 000922a4:0000100922a4 2a0003f4 O EL3h_s : MOV w20,w0 +1936 clk cpu0 R X20 0000000000000000 +1937 clk cpu0 IT (1901) 000922a8:0000100922a8 7100b91f O EL3h_s : CMP w8,#0x2e +1937 clk cpu0 R cpsr 800003cd +1938 clk cpu0 IT (1902) 000922ac:0000100922ac 91131318 O EL3h_s : ADD x24,x24,#0x4c4 +1938 clk cpu0 R X24 00000000038324C4 +1939 clk cpu0 IS (1903) 000922b0:0000100922b0 54000608 O EL3h_s : B.HI 0x92370 +1940 clk cpu0 IT (1904) 000922b4:0000100922b4 d0fffdc9 O EL3h_s : ADRP x9,0x4c2b4 +1940 clk cpu0 R X9 000000000004C000 +1941 clk cpu0 IT (1905) 000922b8:0000100922b8 91036529 O EL3h_s : ADD x9,x9,#0xd9 +1941 clk cpu0 R X9 000000000004C0D9 +1942 clk cpu0 IT (1906) 000922bc:0000100922bc 1000008a O EL3h_s : ADR x10,0x922cc +1942 clk cpu0 R X10 00000000000922CC +1942 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0116 ALLOC 0x0000100922c0 +1942 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 08b0 ALLOC 0x0000100922c0 +1943 clk cpu0 IT (1907) 000922c0:0000100922c0 3868692b O EL3h_s : LDRB w11,[x9,x8] +1943 clk cpu0 MR1 0004c0e4:00001004c0e4 0b +1943 clk cpu0 R X11 000000000000000B +1943 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0007 ALLOC 0x00001004c0c0 +1943 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1032 ALLOC 0x00001004c0c0 +1944 clk cpu0 IT (1908) 000922c4:0000100922c4 8b0b094a O EL3h_s : ADD x10,x10,x11,LSL #2 +1944 clk cpu0 R X10 00000000000922F8 +1945 clk cpu0 IT (1909) 000922c8:0000100922c8 d61f0140 O EL3h_s : BR x10 +1945 clk cpu0 R cpsr 800007cd +1946 clk cpu0 IT (1910) 000922f8:0000100922f8 8b345308 O EL3h_s : ADD x8,x24,w20,UXTW #4 +1946 clk cpu0 R cpsr 800003cd +1946 clk cpu0 R X8 00000000038324C4 +1947 clk cpu0 IT (1911) 000922fc:0000100922fc aa1503e0 O EL3h_s : MOV x0,x21 +1947 clk cpu0 R X0 000000000384C3F0 +1947 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0118 ALLOC 0x000010092300 +1947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 08c0 ALLOC 0x000010092300 +1948 clk cpu0 IT (1912) 00092300:000010092300 2a1603e1 O EL3h_s : MOV w1,w22 +1948 clk cpu0 R X1 0000000000000000 +1949 clk cpu0 IT (1913) 00092304:000010092304 2a1403f9 O EL3h_s : MOV w25,w20 +1949 clk cpu0 R X25 0000000000000000 +1950 clk cpu0 IT (1914) 00092308:000010092308 b9000916 O EL3h_s : STR w22,[x8,#8] +1950 clk cpu0 MW4 038324cc:0000108324cc_NS 00000000 +1950 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0126 ALLOC 0x0000108324c0_NS +1950 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0126 DIRTY 0x0000108324c0_NS +1950 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108324c0_NS +1950 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108324c0_NS +1951 clk cpu0 IT (1915) 0009230c:00001009230c 97fffa1b O EL3h_s : BL 0x90b78 +1951 clk cpu0 R X30 0000000000092310 +1951 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005a ALLOC 0x000010090b40 +1951 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02d0 ALLOC 0x000010090b40 +1952 clk cpu0 IT (1916) 00090b78:000010090b78 f81c0ff8 O EL3h_s : STR x24,[sp,#-0x40]! +1952 clk cpu0 MW8 0384c370:00001084c370_NS 00000000_038324c4 +1952 clk cpu0 R SP_EL3 000000000384C370 +1952 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001a ALLOC 0x00001084c340_NS +1952 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001a DIRTY 0x00001084c340_NS +1952 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001084c340_NS +1952 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001084c340_NS +1953 clk cpu0 IT (1917) 00090b7c:000010090b7c a9015bf7 O EL3h_s : STP x23,x22,[sp,#0x10] +1953 clk cpu0 MW8 0384c380:00001084c380_NS 00000000_00000000 +1953 clk cpu0 MW8 0384c388:00001084c388_NS 00000000_00000000 +1953 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005c ALLOC 0x000010090b80 +1953 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02e0 ALLOC 0x000010090b80 +1954 clk cpu0 IT (1918) 00090b80:000010090b80 a90253f5 O EL3h_s : STP x21,x20,[sp,#0x20] +1954 clk cpu0 MW8 0384c390:00001084c390_NS 00000000_0384c3f0 +1954 clk cpu0 MW8 0384c398:00001084c398_NS 00000000_00000000 +1955 clk cpu0 IT (1919) 00090b84:000010090b84 a9037bf3 O EL3h_s : STP x19,x30,[sp,#0x30] +1955 clk cpu0 MW8 0384c3a0:00001084c3a0_NS 00000000_00000010 +1955 clk cpu0 MW8 0384c3a8:00001084c3a8_NS 00000000_00092310 +1956 clk cpu0 IT (1920) 00090b88:000010090b88 2a0103f5 O EL3h_s : MOV w21,w1 +1956 clk cpu0 R X21 0000000000000000 +1957 clk cpu0 IT (1921) 00090b8c:000010090b8c aa0003f3 O EL3h_s : MOV x19,x0 +1957 clk cpu0 R X19 000000000384C3F0 +1958 clk cpu0 IT (1922) 00090b90:000010090b90 940059b4 O EL3h_s : BL 0xa7260 +1958 clk cpu0 R X30 0000000000090B94 +1959 clk cpu0 IT (1923) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +1959 clk cpu0 R X0 0000000000000000 +1960 clk cpu0 IT (1924) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +1960 clk cpu0 R cpsr 800007cd +1961 clk cpu0 IT (1925) 00090b94:000010090b94 f001be16 O EL3h_s : ADRP x22,0x3853b94 +1961 clk cpu0 R cpsr 800003cd +1961 clk cpu0 R X22 0000000003853000 +1962 clk cpu0 IT (1926) 00090b98:000010090b98 913402d6 O EL3h_s : ADD x22,x22,#0xd00 +1962 clk cpu0 R X22 0000000003853D00 +1963 clk cpu0 IT (1927) 00090b9c:000010090b9c 2a0003f4 O EL3h_s : MOV w20,w0 +1963 clk cpu0 R X20 0000000000000000 +1964 clk cpu0 IT (1928) 00090ba0:000010090ba0 aa1603e0 O EL3h_s : MOV x0,x22 +1964 clk cpu0 R X0 0000000003853D00 +1965 clk cpu0 IT (1929) 00090ba4:000010090ba4 94001f6e O EL3h_s : BL 0x9895c +1965 clk cpu0 R X30 0000000000090BA8 +1966 clk cpu0 IT (1930) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c +1966 clk cpu0 R X8 0000000006216000 +1967 clk cpu0 IT (1931) 00098960:000010098960 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +1967 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +1967 clk cpu0 R X8 0000000000000001 +1967 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +1967 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +1968 clk cpu0 IT (1932) 00098964:000010098964 7100091f O EL3h_s : CMP w8,#2 +1968 clk cpu0 R cpsr 800003cd +1969 clk cpu0 IT (1933) 00098968:000010098968 54000043 O EL3h_s : B.CC 0x98970 +1970 clk cpu0 IT (1934) 00098970:000010098970 d65f03c0 O EL3h_s : RET +1971 clk cpu0 IT (1935) 00090ba8:000010090ba8 9001bc97 O EL3h_s : ADRP x23,0x3820ba8 +1971 clk cpu0 R X23 0000000003820000 +1972 clk cpu0 IT (1936) 00090bac:000010090bac 912ae2f7 O EL3h_s : ADD x23,x23,#0xab8 +1972 clk cpu0 R X23 0000000003820AB8 +1973 clk cpu0 IT (1937) 00090bb0:000010090bb0 52805108 O EL3h_s : MOV w8,#0x288 +1973 clk cpu0 R X8 0000000000000288 +1974 clk cpu0 IT (1938) 00090bb4:000010090bb4 9ba85eb8 O EL3h_s : UMADDL x24,w21,w8,x23 +1974 clk cpu0 R X24 0000000003820AB8 +1975 clk cpu0 IT (1939) 00090bb8:000010090bb8 b9400300 O EL3h_s : LDR w0,[x24,#0] +1975 clk cpu0 MR4 03820ab8:000010820ab8_NS 00000000 +1975 clk cpu0 R X0 0000000000000000 +1976 clk cpu0 IT (1940) 00090bbc:000010090bbc 2a1503f5 O EL3h_s : MOV w21,w21 +1976 clk cpu0 R X21 0000000000000000 +1976 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005e ALLOC 0x000010090bc0 +1976 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02f1 ALLOC 0x000010090bc0 +1977 clk cpu0 IT (1941) 00090bc0:000010090bc0 940039ef O EL3h_s : BL 0x9f37c +1977 clk cpu0 R X30 0000000000090BC4 +1978 clk cpu0 IT (1942) 0009f37c:00001009f37c d51e1140 O EL3h_s : MSR CPTR_EL3,x0 +1978 clk cpu0 R CPTR_EL3 00000000:00000000 +1978 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019c ALLOC 0x00001009f380 +1978 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ce0 ALLOC 0x00001009f380 +1979 clk cpu0 IT (1943) 0009f380:00001009f380 d5033fdf O EL3h_s : ISB +1979 clk cpu0 R PMBIDR_EL1 00000020 +1979 clk cpu0 R TRBIDR_EL1 000000000000002b +1980 clk cpu0 IT (1944) 0009f384:00001009f384 d65f03c0 O EL3h_s : RET +1981 clk cpu0 IT (1945) 00090bc4:000010090bc4 b9400700 O EL3h_s : LDR w0,[x24,#4] +1981 clk cpu0 MR4 03820abc:000010820abc_NS 00000531 +1981 clk cpu0 R X0 0000000000000531 +1982 clk cpu0 IT (1946) 00090bc8:000010090bc8 940039ea O EL3h_s : BL 0x9f370 +1982 clk cpu0 R X30 0000000000090BCC +1983 clk cpu0 IT (1947) 0009f370:00001009f370 d51e1100 O EL3h_s : MSR SCR_EL3,x0 +1983 clk cpu0 R SCR_EL3 00000000:00000531 +1984 clk cpu0 IT (1948) 0009f374:00001009f374 d5033fdf O EL3h_s : ISB +1984 clk cpu0 R PMBIDR_EL1 00000020 +1984 clk cpu0 R TRBIDR_EL1 000000000000002b +1985 clk cpu0 IT (1949) 0009f378:00001009f378 d65f03c0 O EL3h_s : RET +1986 clk cpu0 IT (1950) 00090bcc:000010090bcc d5033fdf O EL3h_s : ISB +1986 clk cpu0 R PMBIDR_EL1 00000020 +1986 clk cpu0 R TRBIDR_EL1 000000000000002b +1987 clk cpu0 IT (1951) 00090bd0:000010090bd0 d5033f9f O EL3h_s : DSB SY +1988 clk cpu0 IT (1952) 00090bd4:000010090bd4 f9400708 O EL3h_s : LDR x8,[x24,#8] +1988 clk cpu0 MR8 03820ac0:000010820ac0_NS 00000000_30c50838 +1988 clk cpu0 R X8 0000000030C50838 +1989 clk cpu0 IT (1953) 00090bd8:000010090bd8 52810009 O EL3h_s : MOV w9,#0x800 +1989 clk cpu0 R X9 0000000000000800 +1990 clk cpu0 IT (1954) 00090bdc:000010090bdc 72a00809 O EL3h_s : MOVK w9,#0x40,LSL #16 +1990 clk cpu0 R X9 0000000000400800 +1991 clk cpu0 IT (1955) 00090be0:000010090be0 aa090100 O EL3h_s : ORR x0,x8,x9 +1991 clk cpu0 R X0 0000000030C50838 +1992 clk cpu0 IT (1956) 00090be4:000010090be4 9400539e O EL3h_s : BL 0xa5a5c +1992 clk cpu0 R X30 0000000000090BE8 +1992 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d2 ALLOC 0x0000100a5a40 +1992 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1690 ALLOC 0x0000100a5a40 +1993 clk cpu0 IT (1957) 000a5a5c:0000100a5a5c d5181000 O EL3h_s : MSR SCTLR_EL1,x0 +1993 clk cpu0 R SCTLR_EL1 00000000:30c50838 +1994 clk cpu0 IT (1958) 000a5a60:0000100a5a60 d5033fdf O EL3h_s : ISB +1994 clk cpu0 R PMBIDR_EL1 00000020 +1994 clk cpu0 R TRBIDR_EL1 000000000000002b +1995 clk cpu0 IT (1959) 000a5a64:0000100a5a64 d65f03c0 O EL3h_s : RET +1996 clk cpu0 IT (1960) 00090be8:000010090be8 b9401300 O EL3h_s : LDR w0,[x24,#0x10] +1996 clk cpu0 MR4 03820ac8:000010820ac8_NS 00000000 +1996 clk cpu0 R X0 0000000000000000 +1997 clk cpu0 IT (1961) 00090bec:000010090bec 9400539f O EL3h_s : BL 0xa5a68 +1997 clk cpu0 R X30 0000000000090BF0 +1998 clk cpu0 IT (1962) 000a5a68:0000100a5a68 d2a00600 O EL3h_s : MOV x0,#0x300000 +1998 clk cpu0 R X0 0000000000300000 +1999 clk cpu0 IT (1963) 000a5a6c:0000100a5a6c d5181040 O EL3h_s : MSR CPACR_EL1,x0 +1999 clk cpu0 R CPACR_EL1 00000000:00300000 +2000 clk cpu0 IT (1964) 000a5a70:0000100a5a70 d5033fdf O EL3h_s : ISB +2000 clk cpu0 R PMBIDR_EL1 00000020 +2000 clk cpu0 R TRBIDR_EL1 000000000000002b +2001 clk cpu0 IT (1965) 000a5a74:0000100a5a74 d65f03c0 O EL3h_s : RET +2002 clk cpu0 IT (1966) 00090bf0:000010090bf0 f9400f00 O EL3h_s : LDR x0,[x24,#0x18] +2002 clk cpu0 MR8 03820ad0:000010820ad0_NS 00000000_00000000 +2002 clk cpu0 R X0 0000000000000000 +2003 clk cpu0 IT (1967) 00090bf4:000010090bf4 94005391 O EL3h_s : BL 0xa5a38 +2003 clk cpu0 R X30 0000000000090BF8 +2003 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d0 ALLOC 0x0000100a5a00 +2003 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1680 ALLOC 0x0000100a5a00 +2004 clk cpu0 IT (1968) 000a5a38:0000100a5a38 d5182000 O EL3h_s : MSR TTBR0_EL1,x0 +2004 clk cpu0 R TTBR0_EL1 00000000:00000000 +2005 clk cpu0 IT (1969) 000a5a3c:0000100a5a3c d5033fdf O EL3h_s : ISB +2005 clk cpu0 R PMBIDR_EL1 00000020 +2005 clk cpu0 R TRBIDR_EL1 000000000000002b +2006 clk cpu0 IT (1970) 000a5a40:0000100a5a40 d65f03c0 O EL3h_s : RET +2007 clk cpu0 IT (1971) 00090bf8:000010090bf8 f9401300 O EL3h_s : LDR x0,[x24,#0x20] +2007 clk cpu0 MR8 03820ad8:000010820ad8_NS 00000000_00000000 +2007 clk cpu0 R X0 0000000000000000 +2008 clk cpu0 IT (1972) 00090bfc:000010090bfc 94005392 O EL3h_s : BL 0xa5a44 +2008 clk cpu0 R X30 0000000000090C00 +2009 clk cpu0 IT (1973) 000a5a44:0000100a5a44 d5182020 O EL3h_s : MSR TTBR1_EL1,x0 +2009 clk cpu0 R TTBR1_EL1 00000000:00000000 +2010 clk cpu0 IT (1974) 000a5a48:0000100a5a48 d5033fdf O EL3h_s : ISB +2010 clk cpu0 R PMBIDR_EL1 00000020 +2010 clk cpu0 R TRBIDR_EL1 000000000000002b +2011 clk cpu0 IT (1975) 000a5a4c:0000100a5a4c d65f03c0 O EL3h_s : RET +2011 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0060 ALLOC 0x000010090c00 +2011 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0300 ALLOC 0x000010090c00 +2012 clk cpu0 IT (1976) 00090c00:000010090c00 f9401700 O EL3h_s : LDR x0,[x24,#0x28] +2012 clk cpu0 MR8 03820ae0:000010820ae0_NS 00000000_00000000 +2012 clk cpu0 R X0 0000000000000000 +2013 clk cpu0 IT (1977) 00090c04:000010090c04 94005393 O EL3h_s : BL 0xa5a50 +2013 clk cpu0 R X30 0000000000090C08 +2014 clk cpu0 IT (1978) 000a5a50:0000100a5a50 d5182040 O EL3h_s : MSR TCR_EL1,x0 +2014 clk cpu0 R TCR_EL1 00000000:00000000 +2015 clk cpu0 IT (1979) 000a5a54:0000100a5a54 d5033fdf O EL3h_s : ISB +2015 clk cpu0 R PMBIDR_EL1 00000020 +2015 clk cpu0 R TRBIDR_EL1 000000000000002b +2016 clk cpu0 IT (1980) 000a5a58:0000100a5a58 d65f03c0 O EL3h_s : RET +2017 clk cpu0 IT (1981) 00090c08:000010090c08 f9401b00 O EL3h_s : LDR x0,[x24,#0x30] +2017 clk cpu0 MR8 03820ae8:000010820ae8_NS 00000000_00000000 +2017 clk cpu0 R X0 0000000000000000 +2018 clk cpu0 IT (1982) 00090c0c:000010090c0c 94005388 O EL3h_s : BL 0xa5a2c +2018 clk cpu0 R X30 0000000000090C10 +2019 clk cpu0 IT (1983) 000a5a2c:0000100a5a2c d518a200 O EL3h_s : MSR MAIR_EL1,x0 +2019 clk cpu0 R MAIR_EL1 00000000:00000000 +2020 clk cpu0 IT (1984) 000a5a30:0000100a5a30 d5033fdf O EL3h_s : ISB +2020 clk cpu0 R PMBIDR_EL1 00000020 +2020 clk cpu0 R TRBIDR_EL1 000000000000002b +2021 clk cpu0 IT (1985) 000a5a34:0000100a5a34 d65f03c0 O EL3h_s : RET +2022 clk cpu0 IT (1986) 00090c10:000010090c10 f9402300 O EL3h_s : LDR x0,[x24,#0x40] +2022 clk cpu0 MR8 03820af8:000010820af8_NS 00000000_00000000 +2022 clk cpu0 R X0 0000000000000000 +2023 clk cpu0 IT (1987) 00090c14:000010090c14 94003920 O EL3h_s : BL 0x9f094 +2023 clk cpu0 R X30 0000000000090C18 +2023 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 ALLOC 0x00001009f080 +2023 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c20 ALLOC 0x00001009f080 +2024 clk cpu0 IT (1988) 0009f094:00001009f094 d518c000 O EL3h_s : MSR VBAR_EL1,x0 +2024 clk cpu0 R VBAR_EL1 00000000:00000000 +2025 clk cpu0 IT (1989) 0009f098:00001009f098 d5033fdf O EL3h_s : ISB +2025 clk cpu0 R PMBIDR_EL1 00000020 +2025 clk cpu0 R TRBIDR_EL1 000000000000002b +2026 clk cpu0 IT (1990) 0009f09c:00001009f09c d65f03c0 O EL3h_s : RET +2027 clk cpu0 IT (1991) 00090c18:000010090c18 aa1603e0 O EL3h_s : MOV x0,x22 +2027 clk cpu0 R X0 0000000003853D00 +2028 clk cpu0 IT (1992) 00090c1c:000010090c1c 94002b87 O EL3h_s : BL 0x9ba38 +2028 clk cpu0 R X30 0000000000090C20 +2029 clk cpu0 IT (1993) 0009ba38:00001009ba38 d5033fbf O EL3h_s : DMB SY +2030 clk cpu0 IT (1994) 0009ba3c:00001009ba3c f0030bc8 O EL3h_s : ADRP x8,0x6216a3c +2030 clk cpu0 R X8 0000000006216000 +2031 clk cpu0 IT (1995) 0009ba40:00001009ba40 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +2031 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2031 clk cpu0 R X8 0000000000000001 +2032 clk cpu0 IT (1996) 0009ba44:00001009ba44 7100091f O EL3h_s : CMP w8,#2 +2032 clk cpu0 R cpsr 800003cd +2033 clk cpu0 IT (1997) 0009ba48:00001009ba48 54000083 O EL3h_s : B.CC 0x9ba58 +2034 clk cpu0 IT (1998) 0009ba58:00001009ba58 d65f03c0 O EL3h_s : RET +2035 clk cpu0 IT (1999) 00090c20:000010090c20 d001bd08 O EL3h_s : ADRP x8,0x3832c20 +2035 clk cpu0 R X8 0000000003832000 +2036 clk cpu0 IT (2000) 00090c24:000010090c24 91131108 O EL3h_s : ADD x8,x8,#0x4c4 +2036 clk cpu0 R X8 00000000038324C4 +2037 clk cpu0 IT (2001) 00090c28:000010090c28 8b345108 O EL3h_s : ADD x8,x8,w20,UXTW #4 +2037 clk cpu0 R X8 00000000038324C4 +2038 clk cpu0 IT (2002) 00090c2c:000010090c2c b9400508 O EL3h_s : LDR w8,[x8,#4] +2038 clk cpu0 MR4 038324c8:0000108324c8_NS 00000000 +2038 clk cpu0 R X8 0000000000000000 +2039 clk cpu0 IT (2003) 00090c30:000010090c30 2a1403f4 O EL3h_s : MOV w20,w20 +2039 clk cpu0 R X20 0000000000000000 +2040 clk cpu0 IS (2004) 00090c34:000010090c34 35000148 O EL3h_s : CBNZ w8,0x90c5c +2041 clk cpu0 IT (2005) 00090c38:000010090c38 52805109 O EL3h_s : MOV w9,#0x288 +2041 clk cpu0 R X9 0000000000000288 +2042 clk cpu0 IT (2006) 00090c3c:000010090c3c 52802308 O EL3h_s : MOV w8,#0x118 +2042 clk cpu0 R X8 0000000000000118 +2042 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0062 ALLOC 0x000010090c40 +2042 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0310 ALLOC 0x000010090c40 +2043 clk cpu0 IT (2007) 00090c40:000010090c40 9b095eb6 O EL3h_s : MADD x22,x21,x9,x23 +2043 clk cpu0 R X22 0000000003820AB8 +2044 clk cpu0 IT (2008) 00090c44:000010090c44 9b085a88 O EL3h_s : MADD x8,x20,x8,x22 +2044 clk cpu0 R X8 0000000003820AB8 +2045 clk cpu0 IT (2009) 00090c48:000010090c48 f940a900 O EL3h_s : LDR x0,[x8,#0x150] +2045 clk cpu0 MR8 03820c08:000010820c08_NS 00000000_00000000 +2045 clk cpu0 R X0 0000000000000000 +2046 clk cpu0 IT (2010) 00090c4c:000010090c4c 94005348 O EL3h_s : BL 0xa596c +2046 clk cpu0 R X30 0000000000090C50 +2047 clk cpu0 IT (2011) 000a596c:0000100a596c d5184100 O EL3h_s : MSR SP_EL0,x0 +2047 clk cpu0 R SP_EL0 00000000:00000000 +2048 clk cpu0 IT (2012) 000a5970:0000100a5970 d65f03c0 O EL3h_s : RET +2049 clk cpu0 IT (2013) 00090c50:000010090c50 8b140ec8 O EL3h_s : ADD x8,x22,x20,LSL #3 +2049 clk cpu0 R X8 0000000003820AB8 +2050 clk cpu0 IT (2014) 00090c54:000010090c54 f9413d00 O EL3h_s : LDR x0,[x8,#0x278] +2050 clk cpu0 MR8 03820d30:000010820d30_NS 00000000_00000000 +2050 clk cpu0 R X0 0000000000000000 +2050 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0068 ALLOC 0x000010820d00_NS +2050 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0340 ALLOC 0x000010820d00_NS +2051 clk cpu0 IT (2015) 00090c58:000010090c58 94003908 O EL3h_s : BL 0x9f078 +2051 clk cpu0 R X30 0000000000090C5C +2051 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0182 ALLOC 0x00001009f040 +2051 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c10 ALLOC 0x00001009f040 +2052 clk cpu0 IT (2016) 0009f078:00001009f078 d51c4100 O EL3h_s : MSR SP_EL1,x0 +2052 clk cpu0 R SP_EL1 00000000:00000000 +2053 clk cpu0 IT (2017) 0009f07c:00001009f07c d65f03c0 O EL3h_s : RET +2054 clk cpu0 IT (2018) 00090c5c:000010090c5c 52805109 O EL3h_s : MOV w9,#0x288 +2054 clk cpu0 R X9 0000000000000288 +2055 clk cpu0 IT (2019) 00090c60:000010090c60 52802308 O EL3h_s : MOV w8,#0x118 +2055 clk cpu0 R X8 0000000000000118 +2056 clk cpu0 IT (2020) 00090c64:000010090c64 9b095ea9 O EL3h_s : MADD x9,x21,x9,x23 +2056 clk cpu0 R X9 0000000003820AB8 +2057 clk cpu0 IT (2021) 00090c68:000010090c68 9b082688 O EL3h_s : MADD x8,x20,x8,x9 +2057 clk cpu0 R X8 0000000003820AB8 +2058 clk cpu0 IT (2022) 00090c6c:000010090c6c b9415909 O EL3h_s : LDR w9,[x8,#0x158] +2058 clk cpu0 MR4 03820c10:000010820c10_NS 00000000 +2058 clk cpu0 R X9 0000000000000000 +2059 clk cpu0 IT (2023) 00090c70:000010090c70 91012101 O EL3h_s : ADD x1,x8,#0x48 +2059 clk cpu0 R X1 0000000003820B00 +2060 clk cpu0 IT (2024) 00090c74:000010090c74 340000e9 O EL3h_s : CBZ w9,0x90c90 +2060 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0064 ALLOC 0x000010090c80 +2060 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0320 ALLOC 0x000010090c80 +2061 clk cpu0 IT (2025) 00090c90:000010090c90 f9400029 O EL3h_s : LDR x9,[x1,#0] +2061 clk cpu0 MR8 03820b00:000010820b00_NS 00000000_00240000 +2061 clk cpu0 R X9 0000000000240000 +2062 clk cpu0 IT (2026) 00090c94:000010090c94 5280510b O EL3h_s : MOV w11,#0x288 +2062 clk cpu0 R X11 0000000000000288 +2063 clk cpu0 IT (2027) 00090c98:000010090c98 5280230a O EL3h_s : MOV w10,#0x118 +2063 clk cpu0 R X10 0000000000000118 +2064 clk cpu0 IT (2028) 00090c9c:000010090c9c 9b0b5eab O EL3h_s : MADD x11,x21,x11,x23 +2064 clk cpu0 R X11 0000000003820AB8 +2065 clk cpu0 IT (2029) 00090ca0:000010090ca0 9b0a2e8a O EL3h_s : MADD x10,x20,x10,x11 +2065 clk cpu0 R X10 0000000003820AB8 +2066 clk cpu0 IT (2030) 00090ca4:000010090ca4 f9000269 O EL3h_s : STR x9,[x19,#0] +2066 clk cpu0 MW8 0384c3f0:00001084c3f0_NS 00000000_00240000 +2067 clk cpu0 IT (2031) 00090ca8:000010090ca8 f9402949 O EL3h_s : LDR x9,[x10,#0x50] +2067 clk cpu0 MR8 03820b08:000010820b08_NS 00000000_800003c5 +2067 clk cpu0 R X9 00000000800003C5 +2068 clk cpu0 IT (2032) 00090cac:000010090cac 91056108 O EL3h_s : ADD x8,x8,#0x158 +2068 clk cpu0 R X8 0000000003820C10 +2069 clk cpu0 IT (2033) 00090cb0:000010090cb0 5280002a O EL3h_s : MOV w10,#1 +2069 clk cpu0 R X10 0000000000000001 +2070 clk cpu0 IT (2034) 00090cb4:000010090cb4 f9000669 O EL3h_s : STR x9,[x19,#8] +2070 clk cpu0 MW8 0384c3f8:00001084c3f8_NS 00000000_800003c5 +2071 clk cpu0 IT (2035) 00090cb8:000010090cb8 b900010a O EL3h_s : STR w10,[x8,#0] +2071 clk cpu0 MW4 03820c10:000010820c10_NS 00000001 +2072 clk cpu0 IT (2036) 00090cbc:000010090cbc a9437bf3 O EL3h_s : LDP x19,x30,[sp,#0x30] +2072 clk cpu0 MR8 0384c3a0:00001084c3a0_NS 00000000_00000010 +2072 clk cpu0 MR8 0384c3a8:00001084c3a8_NS 00000000_00092310 +2072 clk cpu0 R X19 0000000000000010 +2072 clk cpu0 R X30 0000000000092310 +2072 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0066 ALLOC 0x000010090cc0 +2072 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0330 ALLOC 0x000010090cc0 +2073 clk cpu0 IT (2037) 00090cc0:000010090cc0 a94253f5 O EL3h_s : LDP x21,x20,[sp,#0x20] +2073 clk cpu0 MR8 0384c390:00001084c390_NS 00000000_0384c3f0 +2073 clk cpu0 MR8 0384c398:00001084c398_NS 00000000_00000000 +2073 clk cpu0 R X20 0000000000000000 +2073 clk cpu0 R X21 000000000384C3F0 +2074 clk cpu0 IT (2038) 00090cc4:000010090cc4 a9415bf7 O EL3h_s : LDP x23,x22,[sp,#0x10] +2074 clk cpu0 MR8 0384c380:00001084c380_NS 00000000_00000000 +2074 clk cpu0 MR8 0384c388:00001084c388_NS 00000000_00000000 +2074 clk cpu0 R X22 0000000000000000 +2074 clk cpu0 R X23 0000000000000000 +2075 clk cpu0 IT (2039) 00090cc8:000010090cc8 f84407f8 O EL3h_s : LDR x24,[sp],#0x40 +2075 clk cpu0 MR8 0384c370:00001084c370_NS 00000000_038324c4 +2075 clk cpu0 R SP_EL3 000000000384C3B0 +2075 clk cpu0 R X24 00000000038324C4 +2076 clk cpu0 IT (2040) 00090ccc:000010090ccc d65f03c0 O EL3h_s : RET +2077 clk cpu0 IT (2041) 00092310:000010092310 d001bc68 O EL3h_s : ADRP x8,0x3820310 +2077 clk cpu0 R X8 0000000003820000 +2078 clk cpu0 IT (2042) 00092314:000010092314 91158108 O EL3h_s : ADD x8,x8,#0x560 +2078 clk cpu0 R X8 0000000003820560 +2079 clk cpu0 IT (2043) 00092318:000010092318 b8745909 O EL3h_s : LDR w9,[x8,w20,UXTW #2] +2079 clk cpu0 MR4 03820560:000010820560_NS 00000000 +2079 clk cpu0 R X9 0000000000000000 +2080 clk cpu0 IT (2044) 0009231c:00001009231c 2a1603e8 O EL3h_s : MOV w8,w22 +2080 clk cpu0 R X8 0000000000000000 +2081 clk cpu0 IT (2045) 00092320:000010092320 340006e9 O EL3h_s : CBZ w9,0x923fc +2081 clk cpu0 CACHE cpu.cpu0.l1icache LINE 011e ALLOC 0x0000100923c0 +2081 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 08f0 ALLOC 0x0000100923c0 +2082 clk cpu0 IT (2046) 000923fc:0000100923fc b00000a9 O EL3h_s : ADRP x9,0xa73fc +2082 clk cpu0 R X9 00000000000A7000 +2082 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0120 ALLOC 0x000010092400 +2082 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0900 ALLOC 0x000010092400 +2083 clk cpu0 IT (2047) 00092400:000010092400 f9462929 O EL3h_s : LDR x9,[x9,#0xc50] +2083 clk cpu0 MR8 000a7c50:0000100a7c50 00000000_03000080 +2083 clk cpu0 R X9 0000000003000080 +2084 clk cpu0 IT (2048) 00092404:000010092404 d37be908 O EL3h_s : LSL x8,x8,#5 +2084 clk cpu0 R X8 0000000000000000 +2085 clk cpu0 IT (2049) 00092408:000010092408 b8686928 O EL3h_s : LDR w8,[x9,x8] +2085 clk cpu0 MR4 03000080:000000800080_NS 00000000 +2085 clk cpu0 R X8 0000000000000000 +2086 clk cpu0 IT (2050) 0009240c:00001009240c 8b191309 O EL3h_s : ADD x9,x24,x25,LSL #4 +2086 clk cpu0 R X9 00000000038324C4 +2087 clk cpu0 IT (2051) 00092410:000010092410 b9000528 O EL3h_s : STR w8,[x9,#4] +2087 clk cpu0 MW4 038324c8:0000108324c8_NS 00000000 +2088 clk cpu0 IT (2052) 00092414:000010092414 aa1503e0 O EL3h_s : MOV x0,x21 +2088 clk cpu0 R X0 000000000384C3F0 +2089 clk cpu0 IT (2053) 00092418:000010092418 2a1603e1 O EL3h_s : MOV w1,w22 +2089 clk cpu0 R X1 0000000000000000 +2090 clk cpu0 IT (2054) 0009241c:00001009241c 97fff94b O EL3h_s : BL 0x90948 +2090 clk cpu0 R X30 0000000000092420 +2090 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004b ALLOC 0x000010090940 +2090 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0251 ALLOC 0x000010090940 +2091 clk cpu0 IT (2055) 00090948:000010090948 a9bd5bf7 O EL3h_s : STP x23,x22,[sp,#-0x30]! +2091 clk cpu0 MW8 0384c380:00001084c380_NS 00000000_00000000 +2091 clk cpu0 MW8 0384c388:00001084c388_NS 00000000_00000000 +2091 clk cpu0 R SP_EL3 000000000384C380 +2092 clk cpu0 IT (2056) 0009094c:00001009094c a90153f5 O EL3h_s : STP x21,x20,[sp,#0x10] +2092 clk cpu0 MW8 0384c390:00001084c390_NS 00000000_0384c3f0 +2092 clk cpu0 MW8 0384c398:00001084c398_NS 00000000_00000000 +2093 clk cpu0 IT (2057) 00090950:000010090950 a9027bf3 O EL3h_s : STP x19,x30,[sp,#0x20] +2093 clk cpu0 MW8 0384c3a0:00001084c3a0_NS 00000000_00000010 +2093 clk cpu0 MW8 0384c3a8:00001084c3a8_NS 00000000_00092420 +2094 clk cpu0 IT (2058) 00090954:000010090954 2a0103f5 O EL3h_s : MOV w21,w1 +2094 clk cpu0 R X21 0000000000000000 +2095 clk cpu0 IT (2059) 00090958:000010090958 aa0003f3 O EL3h_s : MOV x19,x0 +2095 clk cpu0 R X19 000000000384C3F0 +2096 clk cpu0 IT (2060) 0009095c:00001009095c 94005a41 O EL3h_s : BL 0xa7260 +2096 clk cpu0 R X30 0000000000090960 +2097 clk cpu0 IT (2061) 000a7260:0000100a7260 d53bd060 O EL3h_s : MRS x0,TPIDRRO_EL0 +2097 clk cpu0 R X0 0000000000000000 +2098 clk cpu0 IT (2062) 000a7264:0000100a7264 d61f03c0 O EL3h_s : BR x30 +2098 clk cpu0 R cpsr 800007cd +2099 clk cpu0 IT (2063) 00090960:000010090960 2a0003f4 O EL3h_s : MOV w20,w0 +2099 clk cpu0 R cpsr 800003cd +2099 clk cpu0 R X20 0000000000000000 +2100 clk cpu0 IT (2064) 00090964:000010090964 f001bd00 O EL3h_s : ADRP x0,0x3833964 +2100 clk cpu0 R X0 0000000003833000 +2101 clk cpu0 IT (2065) 00090968:000010090968 91226000 O EL3h_s : ADD x0,x0,#0x898 +2101 clk cpu0 R X0 0000000003833898 +2102 clk cpu0 IT (2066) 0009096c:00001009096c 94001ffc O EL3h_s : BL 0x9895c +2102 clk cpu0 R X30 0000000000090970 +2103 clk cpu0 IT (2067) 0009895c:00001009895c d0030be8 O EL3h_s : ADRP x8,0x621695c +2103 clk cpu0 R X8 0000000006216000 +2104 clk cpu0 IT (2068) 00098960:000010098960 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +2104 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2104 clk cpu0 R X8 0000000000000001 +2105 clk cpu0 IT (2069) 00098964:000010098964 7100091f O EL3h_s : CMP w8,#2 +2105 clk cpu0 R cpsr 800003cd +2106 clk cpu0 IT (2070) 00098968:000010098968 54000043 O EL3h_s : B.CC 0x98970 +2107 clk cpu0 IT (2071) 00098970:000010098970 d65f03c0 O EL3h_s : RET +2108 clk cpu0 IT (2072) 00090970:000010090970 9001bc96 O EL3h_s : ADRP x22,0x3820970 +2108 clk cpu0 R X22 0000000003820000 +2109 clk cpu0 IT (2073) 00090974:000010090974 9115a2d6 O EL3h_s : ADD x22,x22,#0x568 +2109 clk cpu0 R X22 0000000003820568 +2110 clk cpu0 IT (2074) 00090978:000010090978 52805508 O EL3h_s : MOV w8,#0x2a8 +2110 clk cpu0 R X8 00000000000002A8 +2111 clk cpu0 IT (2075) 0009097c:00001009097c 9ba85ab7 O EL3h_s : UMADDL x23,w21,w8,x22 +2111 clk cpu0 R X23 0000000003820568 +2111 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004c ALLOC 0x000010090980 +2111 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0260 ALLOC 0x000010090980 +2112 clk cpu0 IT (2076) 00090980:000010090980 b94002e0 O EL3h_s : LDR w0,[x23,#0] +2112 clk cpu0 MR4 03820568:000010820568_NS 00000531 +2112 clk cpu0 R X0 0000000000000531 +2113 clk cpu0 IT (2077) 00090984:000010090984 2a1503f5 O EL3h_s : MOV w21,w21 +2113 clk cpu0 R X21 0000000000000000 +2114 clk cpu0 IT (2078) 00090988:000010090988 94003a7a O EL3h_s : BL 0x9f370 +2114 clk cpu0 R X30 000000000009098C +2115 clk cpu0 IT (2079) 0009f370:00001009f370 d51e1100 O EL3h_s : MSR SCR_EL3,x0 +2115 clk cpu0 R SCR_EL3 00000000:00000531 +2116 clk cpu0 IT (2080) 0009f374:00001009f374 d5033fdf O EL3h_s : ISB +2116 clk cpu0 R PMBIDR_EL1 00000020 +2116 clk cpu0 R TRBIDR_EL1 000000000000002b +2117 clk cpu0 IT (2081) 0009f378:00001009f378 d65f03c0 O EL3h_s : RET +2118 clk cpu0 IT (2082) 0009098c:00001009098c d5033fdf O EL3h_s : ISB +2118 clk cpu0 R PMBIDR_EL1 00000020 +2118 clk cpu0 R TRBIDR_EL1 000000000000002b +2119 clk cpu0 IT (2083) 00090990:000010090990 d5033f9f O EL3h_s : DSB SY +2120 clk cpu0 IT (2084) 00090994:000010090994 2940a6e8 O EL3h_s : LDP w8,w9,[x23,#4] +2120 clk cpu0 MR4 0382056c:00001082056c_NS 00000000 +2120 clk cpu0 MR4 03820570:000010820570_NS 00000001 +2120 clk cpu0 R X8 0000000000000000 +2120 clk cpu0 R X9 0000000000000001 +2121 clk cpu0 IT (2085) 00090998:000010090998 52865fea O EL3h_s : MOV w10,#0x32ff +2121 clk cpu0 R X10 00000000000032FF +2122 clk cpu0 IT (2086) 0009099c:00001009099c 2a0a010a O EL3h_s : ORR w10,w8,w10 +2122 clk cpu0 R X10 00000000000032FF +2123 clk cpu0 IT (2087) 000909a0:0000100909a0 7100053f O EL3h_s : CMP w9,#1 +2123 clk cpu0 R cpsr 600003cd +2124 clk cpu0 IT (2088) 000909a4:0000100909a4 1a8a0100 O EL3h_s : CSEL w0,w8,w10,EQ +2124 clk cpu0 R X0 0000000000000000 +2125 clk cpu0 IT (2089) 000909a8:0000100909a8 94003a3a O EL3h_s : BL 0x9f290 +2125 clk cpu0 R X30 00000000000909AC +2125 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0194 ALLOC 0x00001009f280 +2125 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ca0 ALLOC 0x00001009f280 +2126 clk cpu0 IT (2090) 0009f290:00001009f290 d51c1140 O EL3h_s : MSR CPTR_EL2,x0 +2126 clk cpu0 R CPTR_EL2 00000000:00000000 +2127 clk cpu0 IT (2091) 0009f294:00001009f294 d5033fdf O EL3h_s : ISB +2127 clk cpu0 R PMBIDR_EL1 00000020 +2127 clk cpu0 R TRBIDR_EL1 000000000000002b +2128 clk cpu0 IT (2092) 0009f298:00001009f298 d65f03c0 O EL3h_s : RET +2129 clk cpu0 IT (2093) 000909ac:0000100909ac b9400ee0 O EL3h_s : LDR w0,[x23,#0xc] +2129 clk cpu0 MR4 03820574:000010820574_NS 00000000 +2129 clk cpu0 R X0 0000000000000000 +2130 clk cpu0 IT (2094) 000909b0:0000100909b0 94003a32 O EL3h_s : BL 0x9f278 +2130 clk cpu0 R X30 00000000000909B4 +2130 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0193 ALLOC 0x00001009f240 +2130 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c91 ALLOC 0x00001009f240 +2131 clk cpu0 IT (2095) 0009f278:00001009f278 d51c1100 O EL3h_s : MSR HCR_EL2,x0 +2131 clk cpu0 R HCR_EL2 00000000:00000000 +2132 clk cpu0 IT (2096) 0009f27c:00001009f27c d5033fdf O EL3h_s : ISB +2132 clk cpu0 R PMBIDR_EL1 00000020 +2132 clk cpu0 R TRBIDR_EL1 000000000000002b +2133 clk cpu0 IT (2097) 0009f280:00001009f280 d65f03c0 O EL3h_s : RET +2134 clk cpu0 IT (2098) 000909b4:0000100909b4 b94016e0 O EL3h_s : LDR w0,[x23,#0x14] +2134 clk cpu0 MR4 0382057c:00001082057c_NS 00000000 +2134 clk cpu0 R X0 0000000000000000 +2135 clk cpu0 IT (2099) 000909b8:0000100909b8 94003a39 O EL3h_s : BL 0x9f29c +2135 clk cpu0 R X30 00000000000909BC +2136 clk cpu0 IT (2100) 0009f29c:00001009f29c d51c1160 O EL3h_s : MSR HSTR_EL2,x0 +2136 clk cpu0 R HSTR_EL2 00000000:00000000 +2137 clk cpu0 IT (2101) 0009f2a0:00001009f2a0 d5033fdf O EL3h_s : ISB +2137 clk cpu0 R PMBIDR_EL1 00000020 +2137 clk cpu0 R TRBIDR_EL1 000000000000002b +2138 clk cpu0 IT (2102) 0009f2a4:00001009f2a4 d65f03c0 O EL3h_s : RET +2139 clk cpu0 IT (2103) 000909bc:0000100909bc f9400ee0 O EL3h_s : LDR x0,[x23,#0x18] +2139 clk cpu0 MR8 03820580:000010820580_NS 00000000_00000000 +2139 clk cpu0 R X0 0000000000000000 +2139 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004e ALLOC 0x0000100909c0 +2139 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0270 ALLOC 0x0000100909c0 +2140 clk cpu0 IT (2104) 000909c0:0000100909c0 94003a3a O EL3h_s : BL 0x9f2a8 +2140 clk cpu0 R X30 00000000000909C4 +2141 clk cpu0 IT (2105) 0009f2a8:00001009f2a8 d51c2100 O EL3h_s : MSR VTTBR_EL2,x0 +2141 clk cpu0 R VTTBR_EL2 00000000:00000000 +2142 clk cpu0 IT (2106) 0009f2ac:00001009f2ac d5033fdf O EL3h_s : ISB +2142 clk cpu0 R PMBIDR_EL1 00000020 +2142 clk cpu0 R TRBIDR_EL1 000000000000002b +2143 clk cpu0 IT (2107) 0009f2b0:00001009f2b0 d65f03c0 O EL3h_s : RET +2144 clk cpu0 IT (2108) 000909c4:0000100909c4 b9402ae0 O EL3h_s : LDR w0,[x23,#0x28] +2144 clk cpu0 MR4 03820590:000010820590_NS 80000000 +2144 clk cpu0 R X0 0000000080000000 +2145 clk cpu0 IT (2109) 000909c8:0000100909c8 94003a24 O EL3h_s : BL 0x9f258 +2145 clk cpu0 R X30 00000000000909CC +2146 clk cpu0 IT (2110) 0009f258:00001009f258 d51c2140 O EL3h_s : MSR VTCR_EL2,x0 +2146 clk cpu0 R VTCR_EL2 00000000:80000000 +2147 clk cpu0 IT (2111) 0009f25c:00001009f25c d5033fdf O EL3h_s : ISB +2147 clk cpu0 R PMBIDR_EL1 00000020 +2147 clk cpu0 R TRBIDR_EL1 000000000000002b +2148 clk cpu0 IT (2112) 0009f260:00001009f260 d65f03c0 O EL3h_s : RET +2149 clk cpu0 IT (2113) 000909cc:0000100909cc b94032e8 O EL3h_s : LDR w8,[x23,#0x30] +2149 clk cpu0 MR4 03820598:000010820598_NS 30c50830 +2149 clk cpu0 R X8 0000000030C50830 +2150 clk cpu0 IT (2114) 000909d0:0000100909d0 52810009 O EL3h_s : MOV w9,#0x800 +2150 clk cpu0 R X9 0000000000000800 +2151 clk cpu0 IT (2115) 000909d4:0000100909d4 72a00809 O EL3h_s : MOVK w9,#0x40,LSL #16 +2151 clk cpu0 R X9 0000000000400800 +2152 clk cpu0 IT (2116) 000909d8:0000100909d8 aa090100 O EL3h_s : ORR x0,x8,x9 +2152 clk cpu0 R X0 0000000030C50830 +2153 clk cpu0 IT (2117) 000909dc:0000100909dc 94003a3b O EL3h_s : BL 0x9f2c8 +2153 clk cpu0 R X30 00000000000909E0 +2153 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0196 ALLOC 0x00001009f2c0 +2153 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1cb0 ALLOC 0x00001009f2c0 +2154 clk cpu0 IT (2118) 0009f2c8:00001009f2c8 d51c1000 O EL3h_s : MSR SCTLR_EL2,x0 +2154 clk cpu0 R SCTLR_EL2 00000000:30c50830 +2155 clk cpu0 IT (2119) 0009f2cc:00001009f2cc d5033fdf O EL3h_s : ISB +2155 clk cpu0 R PMBIDR_EL1 00000020 +2155 clk cpu0 R TRBIDR_EL1 000000000000002b +2156 clk cpu0 IT (2120) 0009f2d0:00001009f2d0 d65f03c0 O EL3h_s : RET +2157 clk cpu0 IT (2121) 000909e0:0000100909e0 f9402ae0 O EL3h_s : LDR x0,[x23,#0x50] +2157 clk cpu0 MR8 038205b8:0000108205b8_NS 00000000_00000000 +2157 clk cpu0 R X0 0000000000000000 +2158 clk cpu0 IT (2122) 000909e4:0000100909e4 94003a4a O EL3h_s : BL 0x9f30c +2158 clk cpu0 R X30 00000000000909E8 +2159 clk cpu0 IT (2123) 0009f30c:00001009f30c d51c2000 O EL3h_s : MSR VSCTLR_EL2,x0 +2159 clk cpu0 R TTBR0_EL2 00000000:00000000 +2160 clk cpu0 IT (2124) 0009f310:00001009f310 d5033fdf O EL3h_s : ISB +2160 clk cpu0 R PMBIDR_EL1 00000020 +2160 clk cpu0 R TRBIDR_EL1 000000000000002b +2161 clk cpu0 IT (2125) 0009f314:00001009f314 d65f03c0 O EL3h_s : RET +2162 clk cpu0 IT (2126) 000909e8:0000100909e8 b9400ae8 O EL3h_s : LDR w8,[x23,#8] +2162 clk cpu0 MR4 03820570:000010820570_NS 00000001 +2162 clk cpu0 R X8 0000000000000001 +2163 clk cpu0 IT (2127) 000909ec:0000100909ec 7100051f O EL3h_s : CMP w8,#1 +2163 clk cpu0 R cpsr 600003cd +2164 clk cpu0 IS (2128) 000909f0:0000100909f0 540000e1 O EL3h_s : B.NE 0x90a0c +2165 clk cpu0 IT (2129) 000909f4:0000100909f4 52805508 O EL3h_s : MOV w8,#0x2a8 +2165 clk cpu0 R X8 00000000000002A8 +2166 clk cpu0 IT (2130) 000909f8:0000100909f8 9b085ab7 O EL3h_s : MADD x23,x21,x8,x22 +2166 clk cpu0 R X23 0000000003820568 +2167 clk cpu0 IT (2131) 000909fc:0000100909fc f9402ee0 O EL3h_s : LDR x0,[x23,#0x58] +2167 clk cpu0 MR8 038205c0:0000108205c0_NS 00000000_00000000 +2167 clk cpu0 R X0 0000000000000000 +2167 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0050 ALLOC 0x000010090a00 +2167 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0280 ALLOC 0x000010090a00 +2168 clk cpu0 IT (2132) 00090a00:000010090a00 94003a46 O EL3h_s : BL 0x9f318 +2168 clk cpu0 R X30 0000000000090A04 +2169 clk cpu0 IT (2133) 0009f318:00001009f318 d51c2020 O EL3h_s : MSR TTBR1_EL2,x0 +2169 clk cpu0 R TTBR1_EL2 00000000:00000000 +2170 clk cpu0 IT (2134) 0009f31c:00001009f31c d5033fdf O EL3h_s : ISB +2170 clk cpu0 R PMBIDR_EL1 00000020 +2170 clk cpu0 R TRBIDR_EL1 000000000000002b +2171 clk cpu0 IT (2135) 0009f320:00001009f320 d65f03c0 O EL3h_s : RET +2172 clk cpu0 IT (2136) 00090a04:000010090a04 b9403ee0 O EL3h_s : LDR w0,[x23,#0x3c] +2172 clk cpu0 MR4 038205a4:0000108205a4_NS 00000000 +2172 clk cpu0 R X0 0000000000000000 +2173 clk cpu0 IT (2137) 00090a08:000010090a08 14000006 O EL3h_s : B 0x90a20 +2174 clk cpu0 IT (2138) 00090a20:000010090a20 94003a38 O EL3h_s : BL 0x9f300 +2174 clk cpu0 R X30 0000000000090A24 +2175 clk cpu0 IT (2139) 0009f300:00001009f300 d51c2040 O EL3h_s : MSR TCR_EL2,x0 +2175 clk cpu0 R TCR_EL2 00000000:00000000 +2176 clk cpu0 IT (2140) 0009f304:00001009f304 d5033fdf O EL3h_s : ISB +2176 clk cpu0 R PMBIDR_EL1 00000020 +2176 clk cpu0 R TRBIDR_EL1 000000000000002b +2177 clk cpu0 IT (2141) 0009f308:00001009f308 d65f03c0 O EL3h_s : RET +2178 clk cpu0 IT (2142) 00090a24:000010090a24 52805508 O EL3h_s : MOV w8,#0x2a8 +2178 clk cpu0 R X8 00000000000002A8 +2179 clk cpu0 IT (2143) 00090a28:000010090a28 9b085ab7 O EL3h_s : MADD x23,x21,x8,x22 +2179 clk cpu0 R X23 0000000003820568 +2180 clk cpu0 IT (2144) 00090a2c:000010090a2c f94022e0 O EL3h_s : LDR x0,[x23,#0x40] +2180 clk cpu0 MR8 038205a8:0000108205a8_NS 00000000_00000000 +2180 clk cpu0 R X0 0000000000000000 +2181 clk cpu0 IT (2145) 00090a30:000010090a30 94003a3d O EL3h_s : BL 0x9f324 +2181 clk cpu0 R X30 0000000000090A34 +2182 clk cpu0 IT (2146) 0009f324:00001009f324 d51cc000 O EL3h_s : MSR VBAR_EL2,x0 +2182 clk cpu0 R VBAR_EL2 00000000:00000000 +2183 clk cpu0 IT (2147) 0009f328:00001009f328 d5033fdf O EL3h_s : ISB +2183 clk cpu0 R PMBIDR_EL1 00000020 +2183 clk cpu0 R TRBIDR_EL1 000000000000002b +2184 clk cpu0 IT (2148) 0009f32c:00001009f32c d65f03c0 O EL3h_s : RET +2185 clk cpu0 IT (2149) 00090a34:000010090a34 f94026e0 O EL3h_s : LDR x0,[x23,#0x48] +2185 clk cpu0 MR8 038205b0:0000108205b0_NS 00000000_00000000 +2185 clk cpu0 R X0 0000000000000000 +2186 clk cpu0 IT (2150) 00090a38:000010090a38 940039ff O EL3h_s : BL 0x9f234 +2186 clk cpu0 R X30 0000000000090A3C +2186 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0190 ALLOC 0x00001009f200 +2186 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c80 ALLOC 0x00001009f200 +2187 clk cpu0 IT (2151) 0009f234:00001009f234 d51ca200 O EL3h_s : MSR MAIR_EL2,x0 +2187 clk cpu0 R MAIR_EL2 00000000:00000000 +2188 clk cpu0 IT (2152) 0009f238:00001009f238 d5033fdf O EL3h_s : ISB +2188 clk cpu0 R PMBIDR_EL1 00000020 +2188 clk cpu0 R TRBIDR_EL1 000000000000002b +2189 clk cpu0 IT (2153) 0009f23c:00001009f23c d65f03c0 O EL3h_s : RET +2190 clk cpu0 IT (2154) 00090a3c:000010090a3c f001bd00 O EL3h_s : ADRP x0,0x3833a3c +2190 clk cpu0 R X0 0000000003833000 +2190 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0052 ALLOC 0x000010090a40 +2190 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0290 ALLOC 0x000010090a40 +2191 clk cpu0 IT (2155) 00090a40:000010090a40 91226000 O EL3h_s : ADD x0,x0,#0x898 +2191 clk cpu0 R X0 0000000003833898 +2192 clk cpu0 IT (2156) 00090a44:000010090a44 94002bfd O EL3h_s : BL 0x9ba38 +2192 clk cpu0 R X30 0000000000090A48 +2193 clk cpu0 IT (2157) 0009ba38:00001009ba38 d5033fbf O EL3h_s : DMB SY +2194 clk cpu0 IT (2158) 0009ba3c:00001009ba3c f0030bc8 O EL3h_s : ADRP x8,0x6216a3c +2194 clk cpu0 R X8 0000000006216000 +2195 clk cpu0 IT (2159) 0009ba40:00001009ba40 b9404d08 O EL3h_s : LDR w8,[x8,#0x4c] +2195 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2195 clk cpu0 R X8 0000000000000001 +2196 clk cpu0 IT (2160) 0009ba44:00001009ba44 7100091f O EL3h_s : CMP w8,#2 +2196 clk cpu0 R cpsr 800003cd +2197 clk cpu0 IT (2161) 0009ba48:00001009ba48 54000083 O EL3h_s : B.CC 0x9ba58 +2198 clk cpu0 IT (2162) 0009ba58:00001009ba58 d65f03c0 O EL3h_s : RET +2199 clk cpu0 IT (2163) 00090a48:000010090a48 d001bd08 O EL3h_s : ADRP x8,0x3832a48 +2199 clk cpu0 R X8 0000000003832000 +2200 clk cpu0 IT (2164) 00090a4c:000010090a4c 91131108 O EL3h_s : ADD x8,x8,#0x4c4 +2200 clk cpu0 R X8 00000000038324C4 +2201 clk cpu0 IT (2165) 00090a50:000010090a50 8b345108 O EL3h_s : ADD x8,x8,w20,UXTW #4 +2201 clk cpu0 R X8 00000000038324C4 +2202 clk cpu0 IT (2166) 00090a54:000010090a54 b9400508 O EL3h_s : LDR w8,[x8,#4] +2202 clk cpu0 MR4 038324c8:0000108324c8_NS 00000000 +2202 clk cpu0 R X8 0000000000000000 +2203 clk cpu0 IT (2167) 00090a58:000010090a58 2a1403f4 O EL3h_s : MOV w20,w20 +2203 clk cpu0 R X20 0000000000000000 +2204 clk cpu0 IS (2168) 00090a5c:000010090a5c 35000148 O EL3h_s : CBNZ w8,0x90a84 +2205 clk cpu0 IT (2169) 00090a60:000010090a60 52805509 O EL3h_s : MOV w9,#0x2a8 +2205 clk cpu0 R X9 00000000000002A8 +2206 clk cpu0 IT (2170) 00090a64:000010090a64 52802308 O EL3h_s : MOV w8,#0x118 +2206 clk cpu0 R X8 0000000000000118 +2207 clk cpu0 IT (2171) 00090a68:000010090a68 9b095ab7 O EL3h_s : MADD x23,x21,x9,x22 +2207 clk cpu0 R X23 0000000003820568 +2208 clk cpu0 IT (2172) 00090a6c:000010090a6c 9b085e88 O EL3h_s : MADD x8,x20,x8,x23 +2208 clk cpu0 R X8 0000000003820568 +2209 clk cpu0 IT (2173) 00090a70:000010090a70 f940b900 O EL3h_s : LDR x0,[x8,#0x170] +2209 clk cpu0 MR8 038206d8:0000108206d8_NS 00000000_00000000 +2209 clk cpu0 R X0 0000000000000000 +2210 clk cpu0 IT (2174) 00090a74:000010090a74 940053be O EL3h_s : BL 0xa596c +2210 clk cpu0 R X30 0000000000090A78 +2211 clk cpu0 IT (2175) 000a596c:0000100a596c d5184100 O EL3h_s : MSR SP_EL0,x0 +2211 clk cpu0 R SP_EL0 00000000:00000000 +2212 clk cpu0 IT (2176) 000a5970:0000100a5970 d65f03c0 O EL3h_s : RET +2213 clk cpu0 IT (2177) 00090a78:000010090a78 8b140ee8 O EL3h_s : ADD x8,x23,x20,LSL #3 +2213 clk cpu0 R X8 0000000003820568 +2214 clk cpu0 IT (2178) 00090a7c:000010090a7c f9414d00 O EL3h_s : LDR x0,[x8,#0x298] +2214 clk cpu0 MR8 03820800:000010820800_NS 00000000_00000000 +2214 clk cpu0 R X0 0000000000000000 +2214 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0041 INVAL 0x000060420800 +2214 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0041 ALLOC 0x000010820800_NS +2214 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0202 ALLOC 0x000010820800_NS +2214 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0054 ALLOC 0x000010090a80 +2214 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02a0 ALLOC 0x000010090a80 +2215 clk cpu0 IT (2179) 00090a80:000010090a80 9400397e O EL3h_s : BL 0x9f078 +2215 clk cpu0 R X30 0000000000090A84 +2216 clk cpu0 IT (2180) 0009f078:00001009f078 d51c4100 O EL3h_s : MSR SP_EL1,x0 +2216 clk cpu0 R SP_EL1 00000000:00000000 +2217 clk cpu0 IT (2181) 0009f07c:00001009f07c d65f03c0 O EL3h_s : RET +2218 clk cpu0 IT (2182) 00090a84:000010090a84 52805509 O EL3h_s : MOV w9,#0x2a8 +2218 clk cpu0 R X9 00000000000002A8 +2219 clk cpu0 IT (2183) 00090a88:000010090a88 52802308 O EL3h_s : MOV w8,#0x118 +2219 clk cpu0 R X8 0000000000000118 +2220 clk cpu0 IT (2184) 00090a8c:000010090a8c 9b095aa9 O EL3h_s : MADD x9,x21,x9,x22 +2220 clk cpu0 R X9 0000000003820568 +2221 clk cpu0 IT (2185) 00090a90:000010090a90 9b082688 O EL3h_s : MADD x8,x20,x8,x9 +2221 clk cpu0 R X8 0000000003820568 +2222 clk cpu0 IT (2186) 00090a94:000010090a94 b9417909 O EL3h_s : LDR w9,[x8,#0x178] +2222 clk cpu0 MR4 038206e0:0000108206e0_NS 00000000 +2222 clk cpu0 R X9 0000000000000000 +2223 clk cpu0 IT (2187) 00090a98:000010090a98 9101a101 O EL3h_s : ADD x1,x8,#0x68 +2223 clk cpu0 R X1 00000000038205D0 +2224 clk cpu0 IT (2188) 00090a9c:000010090a9c 340000c9 O EL3h_s : CBZ w9,0x90ab4 +2225 clk cpu0 IT (2189) 00090ab4:000010090ab4 f9400029 O EL3h_s : LDR x9,[x1,#0] +2225 clk cpu0 MR8 038205d0:0000108205d0_NS 00000000_00220000 +2225 clk cpu0 R X9 0000000000220000 +2226 clk cpu0 IT (2190) 00090ab8:000010090ab8 5280550b O EL3h_s : MOV w11,#0x2a8 +2226 clk cpu0 R X11 00000000000002A8 +2227 clk cpu0 IT (2191) 00090abc:000010090abc 5280230a O EL3h_s : MOV w10,#0x118 +2227 clk cpu0 R X10 0000000000000118 +2227 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0056 ALLOC 0x000010090ac0 +2227 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02b1 ALLOC 0x000010090ac0 +2228 clk cpu0 IT (2192) 00090ac0:000010090ac0 9b0b5aab O EL3h_s : MADD x11,x21,x11,x22 +2228 clk cpu0 R X11 0000000003820568 +2229 clk cpu0 IT (2193) 00090ac4:000010090ac4 9b0a2e8a O EL3h_s : MADD x10,x20,x10,x11 +2229 clk cpu0 R X10 0000000003820568 +2230 clk cpu0 IT (2194) 00090ac8:000010090ac8 f9000269 O EL3h_s : STR x9,[x19,#0] +2230 clk cpu0 MW8 0384c3f0:00001084c3f0_NS 00000000_00220000 +2231 clk cpu0 IT (2195) 00090acc:000010090acc f9403949 O EL3h_s : LDR x9,[x10,#0x70] +2231 clk cpu0 MR8 038205d8:0000108205d8_NS 00000000_800003c9 +2231 clk cpu0 R X9 00000000800003C9 +2232 clk cpu0 IT (2196) 00090ad0:000010090ad0 9105e108 O EL3h_s : ADD x8,x8,#0x178 +2232 clk cpu0 R X8 00000000038206E0 +2233 clk cpu0 IT (2197) 00090ad4:000010090ad4 5280002a O EL3h_s : MOV w10,#1 +2233 clk cpu0 R X10 0000000000000001 +2234 clk cpu0 IT (2198) 00090ad8:000010090ad8 f9000669 O EL3h_s : STR x9,[x19,#8] +2234 clk cpu0 MW8 0384c3f8:00001084c3f8_NS 00000000_800003c9 +2235 clk cpu0 IT (2199) 00090adc:000010090adc b900010a O EL3h_s : STR w10,[x8,#0] +2235 clk cpu0 MW4 038206e0:0000108206e0_NS 00000001 +2236 clk cpu0 IT (2200) 00090ae0:000010090ae0 a9427bf3 O EL3h_s : LDP x19,x30,[sp,#0x20] +2236 clk cpu0 MR8 0384c3a0:00001084c3a0_NS 00000000_00000010 +2236 clk cpu0 MR8 0384c3a8:00001084c3a8_NS 00000000_00092420 +2236 clk cpu0 R X19 0000000000000010 +2236 clk cpu0 R X30 0000000000092420 +2237 clk cpu0 IT (2201) 00090ae4:000010090ae4 a94153f5 O EL3h_s : LDP x21,x20,[sp,#0x10] +2237 clk cpu0 MR8 0384c390:00001084c390_NS 00000000_0384c3f0 +2237 clk cpu0 MR8 0384c398:00001084c398_NS 00000000_00000000 +2237 clk cpu0 R X20 0000000000000000 +2237 clk cpu0 R X21 000000000384C3F0 +2238 clk cpu0 IT (2202) 00090ae8:000010090ae8 a8c35bf7 O EL3h_s : LDP x23,x22,[sp],#0x30 +2238 clk cpu0 MR8 0384c380:00001084c380_NS 00000000_00000000 +2238 clk cpu0 MR8 0384c388:00001084c388_NS 00000000_00000000 +2238 clk cpu0 R SP_EL3 000000000384C3B0 +2238 clk cpu0 R X22 0000000000000000 +2238 clk cpu0 R X23 0000000000000000 +2239 clk cpu0 IT (2203) 00090aec:000010090aec d65f03c0 O EL3h_s : RET +2240 clk cpu0 IT (2204) 00092420:000010092420 2a1403e8 O EL3h_s : MOV w8,w20 +2240 clk cpu0 R X8 0000000000000000 +2241 clk cpu0 IT (2205) 00092424:000010092424 d37ced08 O EL3h_s : UBFIZ x8,x8,#4,#60 +2241 clk cpu0 R X8 0000000000000000 +2242 clk cpu0 IT (2206) 00092428:000010092428 b8286b13 O EL3h_s : STR w19,[x24,x8] +2242 clk cpu0 MW4 038324c4:0000108324c4_NS 00000010 +2243 clk cpu0 IT (2207) 0009242c:00001009242c a9437bf3 O EL3h_s : LDP x19,x30,[sp,#0x30] +2243 clk cpu0 MR8 0384c3e0:00001084c3e0_NS 00000000_0001843c +2243 clk cpu0 MR8 0384c3e8:00001084c3e8_NS 00000000_000184d8 +2243 clk cpu0 R X19 000000000001843C +2243 clk cpu0 R X30 00000000000184D8 +2244 clk cpu0 IT (2208) 00092430:000010092430 a94253f5 O EL3h_s : LDP x21,x20,[sp,#0x20] +2244 clk cpu0 MR8 0384c3d0:00001084c3d0_NS 00000000_10410000 +2244 clk cpu0 MR8 0384c3d8:00001084c3d8_NS 00000000_80858510 +2244 clk cpu0 R X20 0000000080858510 +2244 clk cpu0 R X21 0000000010410000 +2245 clk cpu0 IT (2209) 00092434:000010092434 a9415bf7 O EL3h_s : LDP x23,x22,[sp,#0x10] +2245 clk cpu0 MR8 0384c3c0:00001084c3c0_NS 00000000_00000000 +2245 clk cpu0 MR8 0384c3c8:00001084c3c8_NS 00000000_00003fff +2245 clk cpu0 R X22 0000000000003FFF +2245 clk cpu0 R X23 0000000000000000 +2246 clk cpu0 IT (2210) 00092438:000010092438 a8c463f9 O EL3h_s : LDP x25,x24,[sp],#0x40 +2246 clk cpu0 MR8 0384c3b0:00001084c3b0_NS 00000000_00000000 +2246 clk cpu0 MR8 0384c3b8:00001084c3b8_NS 00000000_00000000 +2246 clk cpu0 R SP_EL3 000000000384C3F0 +2246 clk cpu0 R X24 0000000000000000 +2246 clk cpu0 R X25 0000000000000000 +2247 clk cpu0 IT (2211) 0009243c:00001009243c 1400142f O EL3h_s : B 0x974f8 +2247 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a6 ALLOC 0x0000100974c0 +2247 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d30 ALLOC 0x0000100974c0 +2248 clk cpu0 IT (2212) 000974f8:0000100974f8 a9bf7bf3 O EL3h_s : STP x19,x30,[sp,#-0x10]! +2248 clk cpu0 MW8 0384c3e0:00001084c3e0_NS 00000000_0001843c +2248 clk cpu0 MW8 0384c3e8:00001084c3e8_NS 00000000_000184d8 +2248 clk cpu0 R SP_EL3 000000000384C3E0 +2249 clk cpu0 IT (2213) 000974fc:0000100974fc d5033f9f O EL3h_s : DSB SY +2249 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a8 ALLOC 0x000010097500 +2249 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d40 ALLOC 0x000010097500 +2250 clk cpu0 IT (2214) 00097500:000010097500 f0030bf3 O EL3h_s : ADRP x19,0x6216500 +2250 clk cpu0 R X19 0000000006216000 +2251 clk cpu0 IT (2215) 00097504:000010097504 91013273 O EL3h_s : ADD x19,x19,#0x4c +2251 clk cpu0 R X19 000000000621604C +2252 clk cpu0 IT (2216) 00097508:000010097508 91001260 O EL3h_s : ADD x0,x19,#4 +2252 clk cpu0 R X0 0000000006216050 +2253 clk cpu0 IT (2217) 0009750c:00001009750c 94003934 O EL3h_s : BL 0xa59dc +2253 clk cpu0 R X30 0000000000097510 +2254 clk cpu0 IT (2218) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +2255 clk cpu0 IT (2219) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +2255 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2255 clk cpu0 R DC CIVAC 00000000:06216050 +2255 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +2255 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +2256 clk cpu0 IT (2220) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +2257 clk cpu0 IT (2221) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +2258 clk cpu0 IT (2222) 00097510:000010097510 aa1303e0 O EL3h_s : MOV x0,x19 +2258 clk cpu0 R X0 000000000621604C +2259 clk cpu0 IT (2223) 00097514:000010097514 94003932 O EL3h_s : BL 0xa59dc +2259 clk cpu0 R X30 0000000000097518 +2260 clk cpu0 IT (2224) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +2261 clk cpu0 IT (2225) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +2261 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2261 clk cpu0 R DC CIVAC 00000000:0621604c +2262 clk cpu0 IT (2226) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +2263 clk cpu0 IT (2227) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +2264 clk cpu0 IT (2228) 00097518:000010097518 91004260 O EL3h_s : ADD x0,x19,#0x10 +2264 clk cpu0 R X0 000000000621605C +2265 clk cpu0 IT (2229) 0009751c:00001009751c 94003930 O EL3h_s : BL 0xa59dc +2265 clk cpu0 R X30 0000000000097520 +2266 clk cpu0 IT (2230) 000a59dc:0000100a59dc d5033f9f O EL3h_s : DSB SY +2267 clk cpu0 IT (2231) 000a59e0:0000100a59e0 d50b7e20 O EL3h_s : DC CIVAC,x0 +2267 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2267 clk cpu0 R DC CIVAC 00000000:0621605c +2268 clk cpu0 IT (2232) 000a59e4:0000100a59e4 d5033f9f O EL3h_s : DSB SY +2269 clk cpu0 IT (2233) 000a59e8:0000100a59e8 d65f03c0 O EL3h_s : RET +2270 clk cpu0 IT (2234) 00097520:000010097520 d5033f9f O EL3h_s : DSB SY +2271 clk cpu0 IT (2235) 00097524:000010097524 a8c17bf3 O EL3h_s : LDP x19,x30,[sp],#0x10 +2271 clk cpu0 MR8 0384c3e0:00001084c3e0_NS 00000000_0001843c +2271 clk cpu0 MR8 0384c3e8:00001084c3e8_NS 00000000_000184d8 +2271 clk cpu0 R SP_EL3 000000000384C3F0 +2271 clk cpu0 R X19 000000000001843C +2271 clk cpu0 R X30 00000000000184D8 +2272 clk cpu0 IT (2236) 00097528:000010097528 d65f03c0 O EL3h_s : RET +2273 clk cpu0 IT (2237) 000184d8:0000100184d8 d503201f O EL3h_s : NOP +2274 clk cpu0 IT (2238) 000184dc:0000100184dc a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +2274 clk cpu0 MR8 0384c3f0:00001084c3f0_NS 00000000_00220000 +2274 clk cpu0 MR8 0384c3f8:00001084c3f8_NS 00000000_800003c9 +2274 clk cpu0 R SP_EL3 000000000384C400 +2274 clk cpu0 R X0 0000000000220000 +2274 clk cpu0 R X1 00000000800003C9 +2275 clk cpu0 IT (2239) 000184e0:0000100184e0 d51e4020 O EL3h_s : MSR ELR_EL3,x0 +2275 clk cpu0 R ELR_EL3 00000000:00220000 +2276 clk cpu0 IT (2240) 000184e4:0000100184e4 d51e4001 O EL3h_s : MSR SPSR_el3,x1 +2276 clk cpu0 R SPSR_EL3 00000000:800003c9 +2277 clk cpu0 IT (2241) 000184e8:0000100184e8 910403ff O EL3h_s : ADD sp,sp,#0x100 +2277 clk cpu0 R SP_EL3 000000000384C500 +2278 clk cpu0 IT (2242) 000184ec:0000100184ec d69f03e0 O EL3h_s : ERET +2278 clk cpu0 E 00000000 EL2h 00000019 CoreEvent_ModeChange +2278 clk cpu0 R cpsr 800003c9 +2278 clk cpu0 R DBGDSCRext 00060000 +2278 clk cpu0 R PMBIDR_EL1 00000030 +2278 clk cpu0 R TRBIDR_EL1 000000000000003b +2278 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +2278 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +2279 clk cpu0 IT (2243) 00220000 d5380400 O EL2h_n : MRS x0,ID_AA64PFR0_EL1 +2279 clk cpu0 R X0 1201111123111112 +2280 clk cpu0 IT (2244) 00220004 92640c00 O EL2h_n : AND x0,x0,#0xf0000000 +2280 clk cpu0 R X0 0000000020000000 +2281 clk cpu0 IT (2245) 00220008 d35cfc00 O EL2h_n : LSR x0,x0,#28 +2281 clk cpu0 R X0 0000000000000002 +2282 clk cpu0 IT (2246) 0022000c f100001f O EL2h_n : CMP x0,#0 +2282 clk cpu0 R cpsr 200003c9 +2283 clk cpu0 IS (2247) 00220010 54000060 O EL2h_n : B.EQ 0x22001c +2284 clk cpu0 IT (2248) 00220014 d2800000 O EL2h_n : MOV x0,#0 +2284 clk cpu0 R X0 0000000000000000 +2285 clk cpu0 IT (2249) 00220018 d51c5260 O EL2h_n : MSR VSESR_EL2,x0 +2285 clk cpu0 R VSESR_EL2 00000000:00000000 +2286 clk cpu0 IT (2250) 0022001c d53c1100 O EL2h_n : MRS x0,HCR_EL2 +2286 clk cpu0 R X0 0000000080000000 +2287 clk cpu0 IT (2251) 00220020 d2800001 O EL2h_n : MOV x1,#0 +2287 clk cpu0 R X1 0000000000000000 +2288 clk cpu0 IT (2252) 00220024 aa010000 O EL2h_n : ORR x0,x0,x1 +2288 clk cpu0 R X0 0000000080000000 +2289 clk cpu0 IT (2253) 00220028 d51c1100 O EL2h_n : MSR HCR_EL2,x0 +2289 clk cpu0 R HCR_EL2 00000000:80000000 +2290 clk cpu0 IT (2254) 0022002c d5033fdf O EL2h_n : ISB +2290 clk cpu0 R PMBIDR_EL1 00000030 +2290 clk cpu0 R TRBIDR_EL1 000000000000003b +2291 clk cpu0 IT (2255) 00220030 d2842000 O EL2h_n : MOV x0,#0x2100 +2291 clk cpu0 R X0 0000000000002100 +2292 clk cpu0 IT (2256) 00220034 d518d020 O EL2h_n : MSR CONTEXTIDR_EL1,x0 +2292 clk cpu0 R CONTEXTIDR_EL1 00000000:00002100 +2293 clk cpu0 IT (2257) 00220038 d5033fdf O EL2h_n : ISB +2293 clk cpu0 R PMBIDR_EL1 00000030 +2293 clk cpu0 R TRBIDR_EL1 000000000000003b +2294 clk cpu0 IT (2258) 0022003c d53800a0 O EL2h_n : MRS x0,MPIDR_EL1 +2294 clk cpu0 R X0 0000000080000000 +2295 clk cpu0 IT (2259) 00220040 940000a2 O EL2h_n : BL 0x2202c8 +2295 clk cpu0 R X30 0000000000220044 +2296 clk cpu0 IT (2260) 002202c8 58000050 O EL2h_n : LDR x16,0x2202d0 +2296 clk cpu0 MR8 002202d0:0000002202d0_NS 00000000_163a0fdc +2296 clk cpu0 R X16 00000000163A0FDC +2297 clk cpu0 IT (2261) 002202cc d61f0200 O EL2h_n : BR x16 +2297 clk cpu0 R cpsr 200007c9 +2298 clk cpu0 IT (2262) 163a0fdc aa0003e3 O EL2h_n : MOV x3,x0 +2298 clk cpu0 R cpsr 200003c9 +2298 clk cpu0 R X3 0000000080000000 +2299 clk cpu0 IT (2263) 163a0fe0 d2800000 O EL2h_n : MOV x0,#0 +2299 clk cpu0 R X0 0000000000000000 +2300 clk cpu0 IT (2264) 163a0fe4 10000162 O EL2h_n : ADR x2,0x163a1010 +2300 clk cpu0 R X2 00000000163A1010 +2301 clk cpu0 IT (2265) 163a0fe8 f8607841 O EL2h_n : LDR x1,[x2,x0,LSL #3] +2301 clk cpu0 MR8 163a1010:0000163a1010_NS 00000000_80000000 +2301 clk cpu0 R X1 0000000080000000 +2302 clk cpu0 IT (2266) 163a0fec eb01007f O EL2h_n : CMP x3,x1 +2302 clk cpu0 R cpsr 600003c9 +2303 clk cpu0 IT (2267) 163a0ff0 540000a0 O EL2h_n : B.EQ 0x163a1004 +2304 clk cpu0 IT (2268) 163a1004 d65f03c0 O EL2h_n : RET +2305 clk cpu0 IT (2269) 00220044 aa0003e1 O EL2h_n : MOV x1,x0 +2305 clk cpu0 R X1 0000000000000000 +2306 clk cpu0 IT (2270) 00220048 91000421 O EL2h_n : ADD x1,x1,#1 +2306 clk cpu0 R X1 0000000000000001 +2307 clk cpu0 IT (2271) 0022004c 100011e0 O EL2h_n : ADR x0,0x220288 +2307 clk cpu0 R X0 0000000000220288 +2308 clk cpu0 IT (2272) 00220050 f9400000 O EL2h_n : LDR x0,[x0,#0] +2308 clk cpu0 MR8 00220288:000000220288_NS 00000000_163a1b90 +2308 clk cpu0 R X0 00000000163A1B90 +2309 clk cpu0 IT (2273) 00220054 d2810002 O EL2h_n : MOV x2,#0x800 +2309 clk cpu0 R X2 0000000000000800 +2310 clk cpu0 IT (2274) 00220058 9b017c42 O EL2h_n : MUL x2,x2,x1 +2310 clk cpu0 R X2 0000000000000800 +2311 clk cpu0 IT (2275) 0022005c 8b020000 O EL2h_n : ADD x0,x0,x2 +2311 clk cpu0 R X0 00000000163A2390 +2312 clk cpu0 IT (2276) 00220060 9100001f O EL2h_n : ADD sp,x0,#0 +2312 clk cpu0 R SP_EL2 00000000163A2390 +2313 clk cpu0 IT (2277) 00220064 d53800a1 O EL2h_n : MRS x1,MPIDR_EL1 +2313 clk cpu0 R X1 0000000080000000 +2314 clk cpu0 IT (2278) 00220068 d51c00a1 O EL2h_n : MSR VMPIDR_EL2,x1 +2314 clk cpu0 R VMPIDR_EL2 00000000:80000000 +2315 clk cpu0 IT (2279) 0022006c d5380001 O EL2h_n : MRS x1,MIDR_EL1 +2315 clk cpu0 R X1 00000000410FD0F0 +2316 clk cpu0 IT (2280) 00220070 d51c0001 O EL2h_n : MSR VPIDR_EL2,x1 +2316 clk cpu0 R VPIDR_EL2 00000000:410fd0f0 +2317 clk cpu0 IT (2281) 00220074 10001175 O EL2h_n : ADR x21,0x2202a0 +2317 clk cpu0 R X21 00000000002202A0 +2318 clk cpu0 IT (2282) 00220078 f94002b5 O EL2h_n : LDR x21,[x21,#0] +2318 clk cpu0 MR8 002202a0:0000002202a0_NS 00000000_10420000 +2318 clk cpu0 R X21 0000000010420000 +2319 clk cpu0 IT (2283) 0022007c 100011a2 O EL2h_n : ADR x2,0x2202b0 +2319 clk cpu0 R X2 00000000002202B0 +2320 clk cpu0 IT (2284) 00220080 f9400042 O EL2h_n : LDR x2,[x2,#0] +2320 clk cpu0 MR8 002202b0:0000002202b0_NS 00000000_163a1160 +2320 clk cpu0 R X2 00000000163A1160 +2321 clk cpu0 IT (2285) 00220084 9100a042 O EL2h_n : ADD x2,x2,#0x28 +2321 clk cpu0 R X2 00000000163A1188 +2322 clk cpu0 IT (2286) 00220088 f9400042 O EL2h_n : LDR x2,[x2,#0] +2322 clk cpu0 MR8 163a1188:0000163a1188_NS 00000000_80858510 +2322 clk cpu0 R X2 0000000080858510 +2323 clk cpu0 IT (2287) 0022008c 92720442 O EL2h_n : AND x2,x2,#0xc000 +2323 clk cpu0 R X2 0000000000008000 +2324 clk cpu0 IT (2288) 00220090 d28001c4 O EL2h_n : MOV x4,#0xe +2324 clk cpu0 R X4 000000000000000E +2325 clk cpu0 IT (2289) 00220094 9ac42442 O EL2h_n : LSR x2,x2,x4 +2325 clk cpu0 R X2 0000000000000002 +2326 clk cpu0 IT (2290) 00220098 d2800183 O EL2h_n : MOV x3,#0xc +2326 clk cpu0 R X3 000000000000000C +2327 clk cpu0 IT (2291) 0022009c f100005f O EL2h_n : CMP x2,#0 +2327 clk cpu0 R cpsr 200003c9 +2328 clk cpu0 IS (2292) 002200a0 54000100 O EL2h_n : B.EQ 0x2200c0 +2329 clk cpu0 IT (2293) 002200a4 d2800203 O EL2h_n : MOV x3,#0x10 +2329 clk cpu0 R X3 0000000000000010 +2330 clk cpu0 IT (2294) 002200a8 f100045f O EL2h_n : CMP x2,#1 +2330 clk cpu0 R cpsr 200003c9 +2331 clk cpu0 IS (2295) 002200ac 540000a0 O EL2h_n : B.EQ 0x2200c0 +2332 clk cpu0 IT (2296) 002200b0 d28001c3 O EL2h_n : MOV x3,#0xe +2332 clk cpu0 R X3 000000000000000E +2333 clk cpu0 IT (2297) 002200b4 f100085f O EL2h_n : CMP x2,#2 +2333 clk cpu0 R cpsr 600003c9 +2334 clk cpu0 IT (2298) 002200b8 54000040 O EL2h_n : B.EQ 0x2200c0 +2335 clk cpu0 IT (2299) 002200c0 d2800024 O EL2h_n : MOV x4,#1 +2335 clk cpu0 R X4 0000000000000001 +2336 clk cpu0 IT (2300) 002200c4 9ac32096 O EL2h_n : LSL x22,x4,x3 +2336 clk cpu0 R X22 0000000000004000 +2337 clk cpu0 IT (2301) 002200c8 d10006d6 O EL2h_n : SUB x22,x22,#1 +2337 clk cpu0 R X22 0000000000003FFF +2338 clk cpu0 IT (2302) 002200cc d53800a0 O EL2h_n : MRS x0,MPIDR_EL1 +2338 clk cpu0 R X0 0000000080000000 +2339 clk cpu0 IT (2303) 002200d0 9400007e O EL2h_n : BL 0x2202c8 +2339 clk cpu0 R X30 00000000002200D4 +2340 clk cpu0 IT (2304) 002202c8 58000050 O EL2h_n : LDR x16,0x2202d0 +2340 clk cpu0 MR8 002202d0:0000002202d0_NS 00000000_163a0fdc +2340 clk cpu0 R X16 00000000163A0FDC +2341 clk cpu0 IT (2305) 002202cc d61f0200 O EL2h_n : BR x16 +2341 clk cpu0 R cpsr 600007c9 +2342 clk cpu0 IT (2306) 163a0fdc aa0003e3 O EL2h_n : MOV x3,x0 +2342 clk cpu0 R cpsr 600003c9 +2342 clk cpu0 R X3 0000000080000000 +2343 clk cpu0 IT (2307) 163a0fe0 d2800000 O EL2h_n : MOV x0,#0 +2343 clk cpu0 R X0 0000000000000000 +2344 clk cpu0 IT (2308) 163a0fe4 10000162 O EL2h_n : ADR x2,0x163a1010 +2344 clk cpu0 R X2 00000000163A1010 +2345 clk cpu0 IT (2309) 163a0fe8 f8607841 O EL2h_n : LDR x1,[x2,x0,LSL #3] +2345 clk cpu0 MR8 163a1010:0000163a1010_NS 00000000_80000000 +2345 clk cpu0 R X1 0000000080000000 +2346 clk cpu0 IT (2310) 163a0fec eb01007f O EL2h_n : CMP x3,x1 +2346 clk cpu0 R cpsr 600003c9 +2347 clk cpu0 IT (2311) 163a0ff0 540000a0 O EL2h_n : B.EQ 0x163a1004 +2348 clk cpu0 IT (2312) 163a1004 d65f03c0 O EL2h_n : RET +2349 clk cpu0 IT (2313) 002200d4 f100001f O EL2h_n : CMP x0,#0 +2349 clk cpu0 R cpsr 600003c9 +2350 clk cpu0 IT (2314) 002200d8 54000040 O EL2h_n : B.EQ 0x2200e0 +2351 clk cpu0 IT (2315) 002200e0 10000c80 O EL2h_n : ADR x0,0x220270 +2351 clk cpu0 R X0 0000000000220270 +2352 clk cpu0 IT (2316) 002200e4 d2800021 O EL2h_n : MOV x1,#1 +2352 clk cpu0 R X1 0000000000000001 +2353 clk cpu0 IT (2317) 002200e8 f9000001 O EL2h_n : STR x1,[x0,#0] +2353 clk cpu0 MW8 00220270:000000220270_NS 00000000_00000001 +2354 clk cpu0 IT (2318) 002200ec 10000c22 O EL2h_n : ADR x2,0x220270 +2354 clk cpu0 R X2 0000000000220270 +2355 clk cpu0 IT (2319) 002200f0 f9400041 O EL2h_n : LDR x1,[x2,#0] +2355 clk cpu0 MR8 00220270:000000220270_NS 00000000_00000001 +2355 clk cpu0 R X1 0000000000000001 +2356 clk cpu0 IT (2320) 002200f4 f100003f O EL2h_n : CMP x1,#0 +2356 clk cpu0 R cpsr 200003c9 +2357 clk cpu0 IS (2321) 002200f8 54ffffa0 O EL2h_n : B.EQ 0x2200ec +2358 clk cpu0 IT (2322) 002200fc 10000da0 O EL2h_n : ADR x0,0x2202b0 +2358 clk cpu0 R X0 00000000002202B0 +2359 clk cpu0 IT (2323) 00220100 f9400000 O EL2h_n : LDR x0,[x0,#0] +2359 clk cpu0 MR8 002202b0:0000002202b0_NS 00000000_163a1160 +2359 clk cpu0 R X0 00000000163A1160 +2360 clk cpu0 IT (2324) 00220104 91010000 O EL2h_n : ADD x0,x0,#0x40 +2360 clk cpu0 R X0 00000000163A11A0 +2361 clk cpu0 IT (2325) 00220108 f9400000 O EL2h_n : LDR x0,[x0,#0] +2361 clk cpu0 MR8 163a11a0:0000163a11a0_NS 000000f0_ee0400ff +2361 clk cpu0 R X0 000000F0EE0400FF +2362 clk cpu0 IT (2326) 0022010c d51ca200 O EL2h_n : MSR MAIR_EL2,x0 +2362 clk cpu0 R MAIR_EL2 000000f0:ee0400ff +2363 clk cpu0 IT (2327) 00220110 10000d40 O EL2h_n : ADR x0,0x2202b8 +2363 clk cpu0 R X0 00000000002202B8 +2364 clk cpu0 IT (2328) 00220114 f9400000 O EL2h_n : LDR x0,[x0,#0] +2364 clk cpu0 MR8 002202b8:0000002202b8_NS 00000000_163a1470 +2364 clk cpu0 R X0 00000000163A1470 +2365 clk cpu0 IT (2329) 00220118 91006000 O EL2h_n : ADD x0,x0,#0x18 +2365 clk cpu0 R X0 00000000163A1488 +2366 clk cpu0 IT (2330) 0022011c f9400000 O EL2h_n : LDR x0,[x0,#0] +2366 clk cpu0 MR8 163a1488:0000163a1488_NS 00000000_704c0000 +2366 clk cpu0 R X0 00000000704C0000 +2367 clk cpu0 IT (2331) 00220120 d51c2000 O EL2h_n : MSR VSCTLR_EL2,x0 +2367 clk cpu0 R TTBR0_EL2 00000000:704c0000 +2368 clk cpu0 IT (2332) 00220124 10000ca0 O EL2h_n : ADR x0,0x2202b8 +2368 clk cpu0 R X0 00000000002202B8 +2369 clk cpu0 IT (2333) 00220128 f9400000 O EL2h_n : LDR x0,[x0,#0] +2369 clk cpu0 MR8 002202b8:0000002202b8_NS 00000000_163a1470 +2369 clk cpu0 R X0 00000000163A1470 +2370 clk cpu0 IT (2334) 0022012c 91004000 O EL2h_n : ADD x0,x0,#0x10 +2370 clk cpu0 R X0 00000000163A1480 +2371 clk cpu0 IT (2335) 00220130 f9400000 O EL2h_n : LDR x0,[x0,#0] +2371 clk cpu0 MR8 163a1480:0000163a1480_NS 00000000_80858510 +2371 clk cpu0 R X0 0000000080858510 +2372 clk cpu0 IT (2336) 00220134 d51c2040 O EL2h_n : MSR TCR_EL2,x0 +2372 clk cpu0 R TCR_EL2 00000000:80858510 +2373 clk cpu0 IT (2337) 00220138 10000bd2 O EL2h_n : ADR x18,0x2202b0 +2373 clk cpu0 R X18 00000000002202B0 +2374 clk cpu0 IT (2338) 0022013c f9400252 O EL2h_n : LDR x18,[x18,#0] +2374 clk cpu0 MR8 002202b0:0000002202b0_NS 00000000_163a1160 +2374 clk cpu0 R X18 00000000163A1160 +2375 clk cpu0 IT (2339) 00220140 9100c252 O EL2h_n : ADD x18,x18,#0x30 +2375 clk cpu0 R X18 00000000163A1190 +2376 clk cpu0 IT (2340) 00220144 f9400252 O EL2h_n : LDR x18,[x18,#0] +2376 clk cpu0 MR8 163a1190:0000163a1190_NS 00000000_702c0000 +2376 clk cpu0 R X18 00000000702C0000 +2377 clk cpu0 IT (2341) 00220148 10000b54 O EL2h_n : ADR x20,0x2202b0 +2377 clk cpu0 R X20 00000000002202B0 +2378 clk cpu0 IT (2342) 0022014c f9400294 O EL2h_n : LDR x20,[x20,#0] +2378 clk cpu0 MR8 002202b0:0000002202b0_NS 00000000_163a1160 +2378 clk cpu0 R X20 00000000163A1160 +2379 clk cpu0 IT (2343) 00220150 9100a294 O EL2h_n : ADD x20,x20,#0x28 +2379 clk cpu0 R X20 00000000163A1188 +2380 clk cpu0 IT (2344) 00220154 f9400294 O EL2h_n : LDR x20,[x20,#0] +2380 clk cpu0 MR8 163a1188:0000163a1188_NS 00000000_80858510 +2380 clk cpu0 R X20 0000000080858510 +2381 clk cpu0 IT (2345) 00220158 10000953 O EL2h_n : ADR x19,0x220280 +2381 clk cpu0 R X19 0000000000220280 +2382 clk cpu0 IT (2346) 0022015c f9400273 O EL2h_n : LDR x19,[x19,#0] +2382 clk cpu0 MR8 00220280:000000220280_NS 00000000_00020c48 +2382 clk cpu0 R X19 0000000000020C48 +2383 clk cpu0 IT (2347) 00220160 d50c871f O EL2h_n : TLBI ALLE2 +2383 clk cpu0 R TLBI ALLE2 00000000:00000000 +2384 clk cpu0 IT (2348) 00220164 d5033f9f O EL2h_n : DSB SY +2385 clk cpu0 IT (2349) 00220168 d5033fdf O EL2h_n : ISB +2385 clk cpu0 R PMBIDR_EL1 00000030 +2385 clk cpu0 R TRBIDR_EL1 000000000000003b +2386 clk cpu0 IT (2350) 0022016c d53c1000 O EL2h_n : MRS x0,SCTLR_EL2 +2386 clk cpu0 R X0 0000000030C50830 +2387 clk cpu0 IT (2351) 00220170 d28300a1 O EL2h_n : MOV x1,#0x1805 +2387 clk cpu0 R X1 0000000000001805 +2388 clk cpu0 IT (2352) 00220174 aa010000 O EL2h_n : ORR x0,x0,x1 +2388 clk cpu0 R X0 0000000030C51835 +2389 clk cpu0 IT (2353) 00220178 d2844003 O EL2h_n : MOV x3,#0x2200 +2389 clk cpu0 R X3 0000000000002200 +2390 clk cpu0 IT (2354) 0022017c d518d023 O EL2h_n : MSR CONTEXTIDR_EL1,x3 +2390 clk cpu0 R CONTEXTIDR_EL1 00000000:00002200 +2391 clk cpu0 IT (2355) 00220180 d5033fdf O EL2h_n : ISB +2391 clk cpu0 R PMBIDR_EL1 00000030 +2391 clk cpu0 R TRBIDR_EL1 000000000000003b +2392 clk cpu0 IT (2356) 00220184 9400001f O EL2h_n : BL 0x220200 +2392 clk cpu0 R X30 0000000000220188 +2393 clk cpu0 IT (2357) 00220200 d51c1000 O EL2h_n : MSR SCTLR_EL2,x0 +2393 clk cpu0 R SCTLR_EL2 00000000:30c51835 +2394 clk cpu0 IT (2358) 00220204 d5033fdf O EL2h_n : ISB +2394 clk cpu0 R PMBIDR_EL1 00000030 +2394 clk cpu0 R TRBIDR_EL1 000000000000003b +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000060410000 +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000704c0000_NS +2394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0008 ALLOC 0x0000704c0000_NS +2394 clk cpu0 TTW ITLB LPAE 1:0 0000704c0000 00000000704d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704d0000 +2394 clk cpu0 TTW ITLB LPAE 1:1 0000704d0000 00000000704e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704e0000 +2394 clk cpu0 TTW ITLB LPAE 1:2 0000704e0000 0000000010200003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000010200000 +2394 clk cpu0 TTW ITLB LPAE 1:3 000010200440 00000000002204c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000220000 +2394 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00220000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2394 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00220000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000050210000 +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000704d0000_NS +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000704c0000_NS +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000704e0000_NS +2394 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0023 ALLOC 0x000010200440_NS +2394 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 INVAL 0x000010094200 +2394 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 ALLOC 0x000000220200_NS +2394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0009 ALLOC 0x0000704d0000_NS +2394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a ALLOC 0x0000704e0000_NS +2394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0111 ALLOC 0x000010200440_NS +2394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0081 ALLOC 0x000000220200_NS +2395 clk cpu0 IT (2359) 00220208 580005c0 O EL2h_n : LDR x0,0x2202c0 +2395 clk cpu0 MR8 002202c0:0000002202c0_NS 00000000_0022021c +2395 clk cpu0 R X0 000000000022021C +2395 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00220000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2395 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0016 ALLOC 0x0000002202c0_NS +2395 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 00b0 ALLOC 0x0000002202c0_NS +2396 clk cpu0 IT (2360) 0022020c 8a160000 O EL2h_n : AND x0,x0,x22 +2396 clk cpu0 R X0 000000000000021C +2397 clk cpu0 IT (2361) 00220210 aa1503e1 O EL2h_n : MOV x1,x21 +2397 clk cpu0 R X1 0000000010420000 +2398 clk cpu0 IT (2362) 00220214 8b010000 O EL2h_n : ADD x0,x0,x1 +2398 clk cpu0 R X0 000000001042021C +2399 clk cpu0 IT (2363) 00220218 d61f0000 O EL2h_n : BR x0 +2399 clk cpu0 R cpsr 200007c9 +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000704d0000_NS +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000704c0000_NS +2399 clk cpu0 TTW ITLB LPAE 1:0 0000704c0000 00000000704d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704d0000 +2399 clk cpu0 TTW ITLB LPAE 1:1 0000704d0000 00000000704e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704e0000 +2399 clk cpu0 TTW ITLB LPAE 1:2 0000704e0040 00000000704f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704f0000 +2399 clk cpu0 TTW ITLB LPAE 1:3 0000704f0840 00000000002204c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000220000 +2399 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10420000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2399 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10420000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000704e0000_NS +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000704d0000_NS +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 INVAL 0x000060410040 +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 ALLOC 0x0000704e0040_NS +2399 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0042 ALLOC 0x0000704f0840_NS +2399 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0012 ALLOC 0x0000704e0040_NS +2399 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0210 ALLOC 0x0000704f0840_NS +2400 clk cpu0 IT (2364) 1042021c:00000022021c_NS d51c2012 O EL2h_n : MSR VSCTLR_EL2,x18 +2400 clk cpu0 R cpsr 200003c9 +2400 clk cpu0 R TTBR0_EL2 00000000:702c0000 +2401 clk cpu0 IT (2365) 10420220:000000220220_NS d51c2054 O EL2h_n : MSR TCR_EL2,x20 +2401 clk cpu0 R TCR_EL2 00000000:80858510 +2402 clk cpu0 IT (2366) 10420224:000000220224_NS d5033fdf O EL2h_n : ISB +2402 clk cpu0 R PMBIDR_EL1 00000030 +2402 clk cpu0 R TRBIDR_EL1 000000000000003b +2403 clk cpu0 IT (2367) 10420228:000000220228_NS d50c871f O EL2h_n : TLBI ALLE2 +2403 clk cpu0 R TLBI ALLE2 00000000:00000000 +2404 clk cpu0 IT (2368) 1042022c:00000022022c_NS d5033f9f O EL2h_n : DSB SY +2404 clk cpu0 TLB EVICT cpu.cpu0.DTLB 16K 0x00220000_NS EL2_n, nG asid=0 +2404 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x00220000_NS EL2_n, nG asid=0 +2404 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x10420000_NS EL2_n, nG asid=0 +2404 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x00220000_NS EL2_n, nG asid=0 +2404 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x10420000_NS EL2_n, nG asid=0 +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000704c0000_NS +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +2404 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000b ALLOC 0x0000702c0000_NS +2404 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2404 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2404 clk cpu0 TTW ITLB LPAE 1:2 0000702e0040 00000000704b0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704b0000 +2404 clk cpu0 TTW ITLB LPAE 1:3 0000704b0840 00000000002204c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000220000 +2404 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10420000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2404 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10420000_NS EL2_n, nG asid=0:0x0000220000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000704d0000_NS +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 INVAL 0x0000704e0040_NS +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 ALLOC 0x0000702e0040_NS +2404 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0043 ALLOC 0x0000704b0840_NS +2404 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000c ALLOC 0x0000702d0000_NS +2404 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0013 ALLOC 0x0000702e0040_NS +2404 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0211 ALLOC 0x0000704b0840_NS +2405 clk cpu0 IT (2369) 10420230:000000220230_NS d5033fdf O EL2h_n : ISB +2405 clk cpu0 R PMBIDR_EL1 00000030 +2405 clk cpu0 R TRBIDR_EL1 000000000000003b +2406 clk cpu0 IT (2370) 10420234:000000220234_NS aa1303e0 O EL2h_n : MOV x0,x19 +2406 clk cpu0 R X0 0000000000020C48 +2407 clk cpu0 IT (2371) 10420238:000000220238_NS d61f0000 O EL2h_n : BR x0 +2407 clk cpu0 R cpsr 200007c9 +2407 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2407 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2407 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2407 clk cpu0 TTW ITLB LPAE 1:3 0000702f0040 00000000100204c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010020000 +2407 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00020000_NS EL2_n, nG asid=0:0x0010020000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2407 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00020000_NS EL2_n, nG asid=0:0x0010020000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2407 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +2407 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2407 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x00001004c040 +2407 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x0000702f0040_NS +2407 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0063 ALLOC 0x000010020c40_NS +2407 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d ALLOC 0x0000702e0000_NS +2407 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0014 ALLOC 0x0000702f0040_NS +2407 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0311 ALLOC 0x000010020c40_NS +2408 clk cpu0 IT (2372) 00020c48:000010020c48_NS d2846003 O EL2h_n : MOV x3,#0x2300 +2408 clk cpu0 R cpsr 200003c9 +2408 clk cpu0 R X3 0000000000002300 +2409 clk cpu0 IT (2373) 00020c4c:000010020c4c_NS d518d023 O EL2h_n : MSR CONTEXTIDR_EL1,x3 +2409 clk cpu0 R CONTEXTIDR_EL1 00000000:00002300 +2410 clk cpu0 IT (2374) 00020c50:000010020c50_NS d5033fdf O EL2h_n : ISB +2410 clk cpu0 R PMBIDR_EL1 00000030 +2410 clk cpu0 R TRBIDR_EL1 000000000000003b +2411 clk cpu0 IT (2375) 00020c54:000010020c54_NS d53800a0 O EL2h_n : MRS x0,MPIDR_EL1 +2411 clk cpu0 R X0 0000000080000000 +2412 clk cpu0 IT (2376) 00020c58:000010020c58_NS 94021349 O EL2h_n : BL 0xa597c +2412 clk cpu0 R X30 0000000000020C5C +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +2412 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2412 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2412 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2412 clk cpu0 TTW ITLB LPAE 1:3 0000702f0148 00000000100a44c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x00000000100a4000 +2412 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x000a4000_NS EL2_n, nG asid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2412 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x000a4000_NS EL2_n, nG asid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b INVAL 0x000000800140_NS +2412 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b ALLOC 0x0000702f0140_NS +2412 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cb ALLOC 0x0000100a5940_NS +2412 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0052 ALLOC 0x0000702f0140_NS +2412 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1651 ALLOC 0x0000100a5940_NS +2413 clk cpu0 IT (2377) 000a597c:0000100a597c_NS aa0003e3 O EL2h_n : MOV x3,x0 +2413 clk cpu0 R X3 0000000080000000 +2413 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cd ALLOC 0x0000100a5980_NS +2413 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1661 ALLOC 0x0000100a5980_NS +2414 clk cpu0 IT (2378) 000a5980:0000100a5980_NS d2800000 O EL2h_n : MOV x0,#0 +2414 clk cpu0 R X0 0000000000000000 +2415 clk cpu0 IT (2379) 000a5984:0000100a5984_NS 10000162 O EL2h_n : ADR x2,0xa59b0 +2415 clk cpu0 R X2 00000000000A59B0 +2416 clk cpu0 IT (2380) 000a5988:0000100a5988_NS f8607841 O EL2h_n : LDR x1,[x2,x0,LSL #3] +2416 clk cpu0 MR8 000a59b0:0000100a59b0_NS 00000000_80000000 +2416 clk cpu0 R X1 0000000080000000 +2416 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x000a4000_NS EL2_n, nG asid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2416 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00cd ALLOC 0x0000100a5980_NS +2417 clk cpu0 IT (2381) 000a598c:0000100a598c_NS eb01007f O EL2h_n : CMP x3,x1 +2417 clk cpu0 R cpsr 600003c9 +2418 clk cpu0 IT (2382) 000a5990:0000100a5990_NS 540000a0 O EL2h_n : B.EQ 0xa59a4 +2419 clk cpu0 IT (2383) 000a59a4:0000100a59a4_NS d65f03c0 O EL2h_n : RET +2420 clk cpu0 IT (2384) 00020c5c:000010020c5c_NS aa0003e1 O EL2h_n : MOV x1,x0 +2420 clk cpu0 R X1 0000000000000000 +2421 clk cpu0 IT (2385) 00020c60:000010020c60_NS d51bd061 O EL2h_n : MSR TPIDRRO_EL0,x1 +2421 clk cpu0 R TPIDRRO_EL0 00000000:00000000 +2422 clk cpu0 IT (2386) 00020c64:000010020c64_NS 58001720 O EL2h_n : LDR x0,0x20f48 +2422 clk cpu0 MR8 00020f48:000010020f48_NS 00000000_0383bad0 +2422 clk cpu0 R X0 000000000383BAD0 +2422 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00020000_NS EL2_n, nG asid=0:0x0010020000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2422 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 007a ALLOC 0x000010020f40_NS +2422 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03d0 ALLOC 0x000010020f40_NS +2423 clk cpu0 IT (2387) 00020c68:000010020c68_NS d2810002 O EL2h_n : MOV x2,#0x800 +2423 clk cpu0 R X2 0000000000000800 +2424 clk cpu0 IT (2388) 00020c6c:000010020c6c_NS 91000421 O EL2h_n : ADD x1,x1,#1 +2424 clk cpu0 R X1 0000000000000001 +2425 clk cpu0 IT (2389) 00020c70:000010020c70_NS 9b017c42 O EL2h_n : MUL x2,x2,x1 +2425 clk cpu0 R X2 0000000000000800 +2426 clk cpu0 IT (2390) 00020c74:000010020c74_NS 8b020000 O EL2h_n : ADD x0,x0,x2 +2426 clk cpu0 R X0 000000000383C2D0 +2427 clk cpu0 IT (2391) 00020c78:000010020c78_NS 9100001f O EL2h_n : ADD sp,x0,#0 +2427 clk cpu0 R SP_EL2 000000000383C2D0 +2428 clk cpu0 IT (2392) 00020c7c:000010020c7c_NS 10001620 O EL2h_n : ADR x0,0x20f40 +2428 clk cpu0 R X0 0000000000020F40 +2428 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0065 ALLOC 0x000010020c80_NS +2428 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0321 ALLOC 0x000010020c80_NS +2429 clk cpu0 IT (2393) 00020c80:000010020c80_NS f9400000 O EL2h_n : LDR x0,[x0,#0] +2429 clk cpu0 MR8 00020f40:000010020f40_NS 00000000_13000000 +2429 clk cpu0 R X0 0000000013000000 +2430 clk cpu0 IT (2394) 00020c84:000010020c84_NS 9401ecc5 O EL2h_n : BL 0x9bf98 +2430 clk cpu0 R X30 0000000000020C88 +2430 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2430 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2430 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2430 clk cpu0 TTW ITLB LPAE 1:3 0000702f0130 00000000100984c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010098000 +2430 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00098000_NS EL2_n, nG asid=0:0x0010098000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2430 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00098000_NS EL2_n, nG asid=0:0x0010098000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0008 INVAL 0x00002c1a0100 +2430 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0008 ALLOC 0x0000702f0100_NS +2430 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fc INVAL 0x00001009bf80 +2430 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fc ALLOC 0x00001009bf80_NS +2430 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0042 ALLOC 0x0000702f0100_NS +2430 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fe2 ALLOC 0x00001009bf80_NS +2431 clk cpu0 IT (2395) 0009bf98:00001009bf98_NS f0030bc8 O EL2h_n : ADRP x8,0x6216f98 +2431 clk cpu0 R X8 0000000006216000 +2432 clk cpu0 IT (2396) 0009bf9c:00001009bf9c_NS f9007100 O EL2h_n : STR x0,[x8,#0xe0] +2432 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2432 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2432 clk cpu0 TTW DTLB LPAE 1:2 0000702e0018 00000000704a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000704a0000 +2432 clk cpu0 TTW DTLB LPAE 1:3 0000704a0428 0000000015214463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000015214000 +2432 clk cpu0 MW8 062160e0:0000152160e0_NS 00000000_13000000 +2432 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x06214000_NS EL2_n, nG asid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2432 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x06214000_NS EL2_n, nG asid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 CLEAN 0x00001084c400_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 INVAL 0x00001084c400_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 ALLOC 0x0000704a0400_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +2432 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000152160c0_NS +2432 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 ALLOC 0x00001084c400_NS +2432 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0103 ALLOC 0x0000704a0400_NS +2432 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000152160c0_NS +2432 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000152160c0_NS +2433 clk cpu0 IT (2397) 0009bfa0:00001009bfa0_NS 17fff15d O EL2h_n : B 0x98514 +2433 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x000010094500 +2433 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x000010098500_NS +2433 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0141 ALLOC 0x000010098500_NS +2434 clk cpu0 IT (2398) 00098514:000010098514_NS f81f0ffe O EL2h_n : STR x30,[sp,#-0x10]! +2434 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2434 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2434 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +2434 clk cpu0 TTW DTLB LPAE 1:3 000070483078 000000001083c423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001083c000 +2434 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00020c88 +2434 clk cpu0 R SP_EL2 000000000383C2C0 +2434 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0383c000_NS EL2_n, nG asid=0:0x001083c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2434 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0383c000_NS EL2_n, nG asid=0:0x001083c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +2434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +2434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0183 ALLOC 0x000070483040_NS +2434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0017 ALLOC 0x00001083c2c0_NS +2434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0017 DIRTY 0x00001083c2c0_NS +2434 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c11 ALLOC 0x000070483040_NS +2434 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c2c0_NS +2434 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c2c0_NS +2435 clk cpu0 IT (2399) 00098518:000010098518_NS d5033f9f O EL2h_n : DSB SY +2436 clk cpu0 IT (2400) 0009851c:00001009851c_NS d0030be0 O EL2h_n : ADRP x0,0x621651c +2436 clk cpu0 R X0 0000000006216000 +2437 clk cpu0 IT (2401) 00098520:000010098520_NS 91038000 O EL2h_n : ADD x0,x0,#0xe0 +2437 clk cpu0 R X0 00000000062160E0 +2438 clk cpu0 IT (2402) 00098524:000010098524_NS 9400352e O EL2h_n : BL 0xa59dc +2438 clk cpu0 R X30 0000000000098528 +2438 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cf ALLOC 0x0000100a59c0_NS +2438 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1671 ALLOC 0x0000100a59c0_NS +2439 clk cpu0 IT (2403) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +2440 clk cpu0 IT (2404) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +2440 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 062160e0:0000152160e0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2440 clk cpu0 R DC CIVAC 00000000:062160e0 +2440 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000152160c0_NS +2440 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +2440 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +2440 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 CLEAN 0x0000152160c0_NS +2440 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 INVAL 0x0000152160c0_NS +2441 clk cpu0 IT (2405) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +2442 clk cpu0 IT (2406) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +2443 clk cpu0 IT (2407) 00098528:000010098528_NS d5033f9f O EL2h_n : DSB SY +2444 clk cpu0 IT (2408) 0009852c:00001009852c_NS f84107fe O EL2h_n : LDR x30,[sp],#0x10 +2444 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00020c88 +2444 clk cpu0 R SP_EL2 000000000383C2D0 +2444 clk cpu0 R X30 0000000000020C88 +2445 clk cpu0 IT (2409) 00098530:000010098530_NS d65f03c0 O EL2h_n : RET +2446 clk cpu0 IT (2410) 00020c88:000010020c88_NS 10fbdbc0 O EL2h_n : ADR x0,0x18800 +2446 clk cpu0 R X0 0000000000018800 +2447 clk cpu0 IT (2411) 00020c8c:000010020c8c_NS d51cc000 O EL2h_n : MSR VBAR_EL2,x0 +2447 clk cpu0 R VBAR_EL2 00000000:00018800 +2448 clk cpu0 IT (2412) 00020c90:000010020c90_NS d5033fdf O EL2h_n : ISB +2448 clk cpu0 R PMBIDR_EL1 00000030 +2448 clk cpu0 R TRBIDR_EL1 000000000000003b +2449 clk cpu0 IT (2413) 00020c94:000010020c94_NS 100015e0 O EL2h_n : ADR x0,0x20f50 +2449 clk cpu0 R X0 0000000000020F50 +2450 clk cpu0 IT (2414) 00020c98:000010020c98_NS f9400000 O EL2h_n : LDR x0,[x0,#0] +2450 clk cpu0 MR8 00020f50:000010020f50_NS 00000000_00000003 +2450 clk cpu0 R X0 0000000000000003 +2451 clk cpu0 IT (2415) 00020c9c:000010020c9c_NS 9401ecf1 O EL2h_n : BL 0x9c060 +2451 clk cpu0 R X30 0000000000020CA0 +2451 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +2451 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702c0000_NS +2451 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2451 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2451 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2451 clk cpu0 TTW ITLB LPAE 1:3 0000702f0138 000000001009c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001009c000 +2451 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x0009c000_NS EL2_n, nG asid=0:0x001009c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2451 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0009c000_NS EL2_n, nG asid=0:0x001009c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2451 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +2451 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2451 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0003 INVAL 0x000010094040 +2451 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0003 ALLOC 0x00001009c040_NS +2451 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1013 ALLOC 0x00001009c040_NS +2452 clk cpu0 IT (2416) 0009c060:00001009c060_NS f81f0ffe O EL2h_n : STR x30,[sp,#-0x10]! +2452 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00020ca0 +2452 clk cpu0 R SP_EL2 000000000383C2C0 +2453 clk cpu0 IT (2417) 0009c064:00001009c064_NS 7100141f O EL2h_n : CMP w0,#5 +2453 clk cpu0 R cpsr 800003c9 +2454 clk cpu0 IT (2418) 0009c068:00001009c068_NS 540002a1 O EL2h_n : B.NE 0x9c0bc +2454 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0004 INVAL 0x00001009c080 +2454 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0004 ALLOC 0x00001009c080_NS +2454 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1022 ALLOC 0x00001009c080_NS +2455 clk cpu0 IT (2419) 0009c0bc:00001009c0bc_NS d0030bc8 O EL2h_n : ADRP x8,0x62160bc +2455 clk cpu0 R X8 0000000006216000 +2455 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 INVAL 0x0000100940c0 +2455 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 ALLOC 0x00001009c0c0_NS +2455 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1033 ALLOC 0x00001009c0c0_NS +2456 clk cpu0 IT (2420) 0009c0c0:00001009c0c0_NS b900f900 O EL2h_n : STR w0,[x8,#0xf8] +2456 clk cpu0 MW4 062160f8:0000152160f8_NS 00000003 +2456 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +2456 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000152160c0_NS +2456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000152160c0_NS +2456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000152160c0_NS +2457 clk cpu0 IT (2421) 0009c0c4:00001009c0c4_NS d5033f9f O EL2h_n : DSB SY +2458 clk cpu0 IT (2422) 0009c0c8:00001009c0c8_NS f84107fe O EL2h_n : LDR x30,[sp],#0x10 +2458 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00020ca0 +2458 clk cpu0 R SP_EL2 000000000383C2D0 +2458 clk cpu0 R X30 0000000000020CA0 +2459 clk cpu0 IT (2423) 0009c0cc:00001009c0cc_NS d65f03c0 O EL2h_n : RET +2460 clk cpu0 IT (2424) 00020ca0:000010020ca0_NS 10001600 O EL2h_n : ADR x0,0x20f60 +2460 clk cpu0 R X0 0000000000020F60 +2461 clk cpu0 IT (2425) 00020ca4:000010020ca4_NS f9400000 O EL2h_n : LDR x0,[x0,#0] +2461 clk cpu0 MR8 00020f60:000010020f60_NS 00000000_00000000 +2461 clk cpu0 R X0 0000000000000000 +2462 clk cpu0 IT (2426) 00020ca8:000010020ca8_NS 9401ecc3 O EL2h_n : BL 0x9bfb4 +2462 clk cpu0 R X30 0000000000020CAC +2463 clk cpu0 IT (2427) 0009bfb4:00001009bfb4_NS f0030bc8 O EL2h_n : ADRP x8,0x6216fb4 +2463 clk cpu0 R X8 0000000006216000 +2464 clk cpu0 IT (2428) 0009bfb8:00001009bfb8_NS b9010100 O EL2h_n : STR w0,[x8,#0x100] +2464 clk cpu0 MW4 06216100:000015216100_NS 00000000 +2465 clk cpu0 IT (2429) 0009bfbc:00001009bfbc_NS d5033f9f O EL2h_n : DSB SY +2465 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fe INVAL 0x00001009bfc0 +2465 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fe ALLOC 0x00001009bfc0_NS +2465 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ff2 ALLOC 0x00001009bfc0_NS +2466 clk cpu0 IT (2430) 0009bfc0:00001009bfc0_NS d65f03c0 O EL2h_n : RET +2467 clk cpu0 IT (2431) 00020cac:000010020cac_NS d2800020 O EL2h_n : MOV x0,#1 +2467 clk cpu0 R X0 0000000000000001 +2468 clk cpu0 IT (2432) 00020cb0:000010020cb0_NS 9401eb80 O EL2h_n : BL 0x9bab0 +2468 clk cpu0 R X30 0000000000020CB4 +2468 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d5 ALLOC 0x00001009ba80_NS +2468 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ea1 ALLOC 0x00001009ba80_NS +2469 clk cpu0 IT (2433) 0009bab0:00001009bab0_NS 17ffeedd O EL2h_n : B 0x97624 +2469 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2469 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2469 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2469 clk cpu0 TTW ITLB LPAE 1:3 0000702f0128 00000000100944c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010094000 +2469 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00094000_NS EL2_n, nG asid=0:0x0010094000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2469 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00094000_NS EL2_n, nG asid=0:0x0010094000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2469 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +2469 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +2469 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702c0000_NS +2469 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +2469 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b1 ALLOC 0x000010097600_NS +2469 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d81 ALLOC 0x000010097600_NS +2470 clk cpu0 IT (2434) 00097624:000010097624_NS a9be53f5 O EL2h_n : STP x21,x20,[sp,#-0x20]! +2470 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_10420000 +2470 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_80858510 +2470 clk cpu0 R SP_EL2 000000000383C2B0 +2470 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0014 ALLOC 0x00001083c280_NS +2470 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0014 DIRTY 0x00001083c280_NS +2470 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c280_NS +2470 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c280_NS +2471 clk cpu0 IT (2435) 00097628:000010097628_NS a9017bf3 O EL2h_n : STP x19,x30,[sp,#0x10] +2471 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00020c48 +2471 clk cpu0 MW8 0383c2c8:00001083c2c8_NS 00000000_00020cb4 +2472 clk cpu0 IT (2436) 0009762c:00001009762c_NS f0030bf3 O EL2h_n : ADRP x19,0x621662c +2472 clk cpu0 R X19 0000000006216000 +2473 clk cpu0 IT (2437) 00097630:000010097630_NS 91013273 O EL2h_n : ADD x19,x19,#0x4c +2473 clk cpu0 R X19 000000000621604C +2474 clk cpu0 IT (2438) 00097634:000010097634_NS 52800048 O EL2h_n : MOV w8,#2 +2474 clk cpu0 R X8 0000000000000002 +2475 clk cpu0 IT (2439) 00097638:000010097638_NS aa1303f4 O EL2h_n : MOV x20,x19 +2475 clk cpu0 R X20 000000000621604C +2476 clk cpu0 IT (2440) 0009763c:00001009763c_NS aa1303f5 O EL2h_n : MOV x21,x19 +2476 clk cpu0 R X21 000000000621604C +2476 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b3 ALLOC 0x000010097640_NS +2476 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d91 ALLOC 0x000010097640_NS +2477 clk cpu0 IT (2441) 00097640:000010097640_NS b8004e88 O EL2h_n : STR w8,[x20,#4]! +2477 clk cpu0 MW4 06216050:000015216050_NS 00000002 +2477 clk cpu0 R X20 0000000006216050 +2477 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +2477 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000015216040_NS +2477 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000015216040_NS +2477 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000015216040_NS +2478 clk cpu0 IT (2442) 00097644:000010097644_NS b80106a0 O EL2h_n : STR w0,[x21],#0x10 +2478 clk cpu0 MW4 0621604c:00001521604c_NS 00000001 +2478 clk cpu0 R X21 000000000621605C +2479 clk cpu0 IT (2443) 00097648:000010097648_NS 2a0003e1 O EL2h_n : MOV w1,w0 +2479 clk cpu0 R X1 0000000000000001 +2480 clk cpu0 IT (2444) 0009764c:00001009764c_NS aa1503e0 O EL2h_n : MOV x0,x21 +2480 clk cpu0 R X0 000000000621605C +2481 clk cpu0 IT (2445) 00097650:000010097650_NS 94001749 O EL2h_n : BL 0x9d374 +2481 clk cpu0 R X30 0000000000097654 +2481 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009b ALLOC 0x00001009d340_NS +2481 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14d1 ALLOC 0x00001009d340_NS +2482 clk cpu0 IT (2446) 0009d374:00001009d374_NS f81e0ff4 O EL2h_n : STR x20,[sp,#-0x20]! +2482 clk cpu0 MW8 0383c290:00001083c290_NS 00000000_06216050 +2482 clk cpu0 R SP_EL2 000000000383C290 +2483 clk cpu0 IT (2447) 0009d378:00001009d378_NS a9017bf3 O EL2h_n : STP x19,x30,[sp,#0x10] +2483 clk cpu0 MW8 0383c2a0:00001083c2a0_NS 00000000_0621604c +2483 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_00097654 +2484 clk cpu0 IT (2448) 0009d37c:00001009d37c_NS 2a0103f4 O EL2h_n : MOV w20,w1 +2484 clk cpu0 R X20 0000000000000001 +2484 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009d ALLOC 0x00001009d380_NS +2484 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14e1 ALLOC 0x00001009d380_NS +2485 clk cpu0 IT (2449) 0009d380:00001009d380_NS aa0003f3 O EL2h_n : MOV x19,x0 +2485 clk cpu0 R X19 000000000621605C +2486 clk cpu0 IT (2450) 0009d384:00001009d384_NS 940027b7 O EL2h_n : BL 0xa7260 +2486 clk cpu0 R X30 000000000009D388 +2486 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0192 INVAL 0x0000100a7240 +2486 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0192 ALLOC 0x0000100a7240_NS +2486 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c92 ALLOC 0x0000100a7240_NS +2487 clk cpu0 IT (2451) 000a7260:0000100a7260_NS d53bd060 O EL2h_n : MRS x0,TPIDRRO_EL0 +2487 clk cpu0 R X0 0000000000000000 +2488 clk cpu0 IT (2452) 000a7264:0000100a7264_NS d61f03c0 O EL2h_n : BR x30 +2488 clk cpu0 R cpsr 800007c9 +2489 clk cpu0 IT (2453) 0009d388:00001009d388_NS b9000fe0 O EL2h_n : STR w0,[sp,#0xc] +2489 clk cpu0 MW4 0383c29c:00001083c29c_NS 00000000 +2489 clk cpu0 R cpsr 800003c9 +2490 clk cpu0 IT (2454) 0009d38c:00001009d38c_NS b9400fe8 O EL2h_n : LDR w8,[sp,#0xc] +2490 clk cpu0 MR4 0383c29c:00001083c29c_NS 00000000 +2490 clk cpu0 R X8 0000000000000000 +2491 clk cpu0 IT (2455) 0009d390:00001009d390_NS 91000e69 O EL2h_n : ADD x9,x19,#3 +2491 clk cpu0 R X9 000000000621605F +2492 clk cpu0 IT (2456) 0009d394:00001009d394_NS 38686928 O EL2h_n : LDRB w8,[x9,x8] +2492 clk cpu0 MR1 0621605f:00001521605f_NS ff +2492 clk cpu0 R X8 00000000000000FF +2493 clk cpu0 IT (2457) 0009d398:00001009d398_NS b9400fea O EL2h_n : LDR w10,[sp,#0xc] +2493 clk cpu0 MR4 0383c29c:00001083c29c_NS 00000000 +2493 clk cpu0 R X10 0000000000000000 +2494 clk cpu0 IT (2458) 0009d39c:00001009d39c_NS 2a2803e8 O EL2h_n : MVN w8,w8 +2494 clk cpu0 R X8 00000000FFFFFF00 +2495 clk cpu0 IT (2459) 0009d3a0:00001009d3a0_NS 382a6928 O EL2h_n : STRB w8,[x9,x10] +2495 clk cpu0 MW1 0621605f:00001521605f_NS 00 +2496 clk cpu0 IT (2460) 0009d3a4:00001009d3a4_NS d5033f9f O EL2h_n : DSB SY +2497 clk cpu0 IT (2461) 0009d3a8:00001009d3a8_NS aa1303e0 O EL2h_n : MOV x0,x19 +2497 clk cpu0 R X0 000000000621605C +2498 clk cpu0 IT (2462) 0009d3ac:00001009d3ac_NS 97ffed6c O EL2h_n : BL 0x9895c +2498 clk cpu0 R X30 000000000009D3B0 +2498 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004b INVAL 0x000010090940 +2498 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004b ALLOC 0x000010098940_NS +2498 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0252 ALLOC 0x000010098940_NS +2499 clk cpu0 IT (2463) 0009895c:00001009895c_NS d0030be8 O EL2h_n : ADRP x8,0x621695c +2499 clk cpu0 R X8 0000000006216000 +2500 clk cpu0 IT (2464) 00098960:000010098960_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +2500 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2500 clk cpu0 R X8 0000000000000001 +2501 clk cpu0 IT (2465) 00098964:000010098964_NS 7100091f O EL2h_n : CMP w8,#2 +2501 clk cpu0 R cpsr 800003c9 +2502 clk cpu0 IT (2466) 00098968:000010098968_NS 54000043 O EL2h_n : B.CC 0x98970 +2503 clk cpu0 IT (2467) 00098970:000010098970_NS d65f03c0 O EL2h_n : RET +2504 clk cpu0 IT (2468) 0009d3b0:00001009d3b0_NS 39400668 O EL2h_n : LDRB w8,[x19,#1] +2504 clk cpu0 MR1 0621605d:00001521605d_NS 00 +2504 clk cpu0 R X8 0000000000000000 +2505 clk cpu0 IT (2469) 0009d3b4:00001009d3b4_NS 11000508 O EL2h_n : ADD w8,w8,#1 +2505 clk cpu0 R X8 0000000000000001 +2506 clk cpu0 IT (2470) 0009d3b8:00001009d3b8_NS 39000668 O EL2h_n : STRB w8,[x19,#1] +2506 clk cpu0 MW1 0621605d:00001521605d_NS 01 +2507 clk cpu0 IT (2471) 0009d3bc:00001009d3bc_NS 39400668 O EL2h_n : LDRB w8,[x19,#1] +2507 clk cpu0 MR1 0621605d:00001521605d_NS 01 +2507 clk cpu0 R X8 0000000000000001 +2507 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009f ALLOC 0x00001009d3c0_NS +2507 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 14f1 ALLOC 0x00001009d3c0_NS +2508 clk cpu0 IT (2472) 0009d3c0:00001009d3c0_NS 6b14011f O EL2h_n : CMP w8,w20 +2508 clk cpu0 R cpsr 600003c9 +2509 clk cpu0 IS (2473) 0009d3c4:00001009d3c4_NS 540002c1 O EL2h_n : B.NE 0x9d41c +2510 clk cpu0 IT (2474) 0009d3c8:00001009d3c8_NS 3900067f O EL2h_n : STRB wzr,[x19,#1] +2510 clk cpu0 MW1 0621605d:00001521605d_NS 00 +2511 clk cpu0 IT (2475) 0009d3cc:00001009d3cc_NS b9000bff O EL2h_n : STR wzr,[sp,#8] +2511 clk cpu0 MW4 0383c298:00001083c298_NS 00000000 +2512 clk cpu0 IT (2476) 0009d3d0:00001009d3d0_NS b0030bc8 O EL2h_n : ADRP x8,0x62163d0 +2512 clk cpu0 R X8 0000000006216000 +2513 clk cpu0 IT (2477) 0009d3d4:00001009d3d4_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +2513 clk cpu0 MR4 0383c298:00001083c298_NS 00000000 +2513 clk cpu0 R X9 0000000000000000 +2514 clk cpu0 IT (2478) 0009d3d8:00001009d3d8_NS b9404d0a O EL2h_n : LDR w10,[x8,#0x4c] +2514 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2514 clk cpu0 R X10 0000000000000001 +2515 clk cpu0 IT (2479) 0009d3dc:00001009d3dc_NS 6b0a013f O EL2h_n : CMP w9,w10 +2515 clk cpu0 R cpsr 800003c9 +2516 clk cpu0 IS (2480) 0009d3e0:00001009d3e0_NS 54000142 O EL2h_n : B.CS 0x9d408 +2517 clk cpu0 IT (2481) 0009d3e4:00001009d3e4_NS b9400fe9 O EL2h_n : LDR w9,[sp,#0xc] +2517 clk cpu0 MR4 0383c29c:00001083c29c_NS 00000000 +2517 clk cpu0 R X9 0000000000000000 +2518 clk cpu0 IT (2482) 0009d3e8:00001009d3e8_NS 91000e6a O EL2h_n : ADD x10,x19,#3 +2518 clk cpu0 R X10 000000000621605F +2519 clk cpu0 IT (2483) 0009d3ec:00001009d3ec_NS 38696949 O EL2h_n : LDRB w9,[x10,x9] +2519 clk cpu0 MR1 0621605f:00001521605f_NS 00 +2519 clk cpu0 R X9 0000000000000000 +2520 clk cpu0 IT (2484) 0009d3f0:00001009d3f0_NS b9400beb O EL2h_n : LDR w11,[sp,#8] +2520 clk cpu0 MR4 0383c298:00001083c298_NS 00000000 +2520 clk cpu0 R X11 0000000000000000 +2521 clk cpu0 IT (2485) 0009d3f4:00001009d3f4_NS 382b6949 O EL2h_n : STRB w9,[x10,x11] +2521 clk cpu0 MW1 0621605f:00001521605f_NS 00 +2522 clk cpu0 IT (2486) 0009d3f8:00001009d3f8_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +2522 clk cpu0 MR4 0383c298:00001083c298_NS 00000000 +2522 clk cpu0 R X9 0000000000000000 +2523 clk cpu0 IT (2487) 0009d3fc:00001009d3fc_NS 11000529 O EL2h_n : ADD w9,w9,#1 +2523 clk cpu0 R X9 0000000000000001 +2523 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 ALLOC 0x00001009d400_NS +2523 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1501 ALLOC 0x00001009d400_NS +2524 clk cpu0 IT (2488) 0009d400:00001009d400_NS b9000be9 O EL2h_n : STR w9,[sp,#8] +2524 clk cpu0 MW4 0383c298:00001083c298_NS 00000001 +2525 clk cpu0 IT (2489) 0009d404:00001009d404_NS 17fffff4 O EL2h_n : B 0x9d3d4 +2526 clk cpu0 IT (2490) 0009d3d4:00001009d3d4_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +2526 clk cpu0 MR4 0383c298:00001083c298_NS 00000001 +2526 clk cpu0 R X9 0000000000000001 +2527 clk cpu0 IT (2491) 0009d3d8:00001009d3d8_NS b9404d0a O EL2h_n : LDR w10,[x8,#0x4c] +2527 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2527 clk cpu0 R X10 0000000000000001 +2528 clk cpu0 IT (2492) 0009d3dc:00001009d3dc_NS 6b0a013f O EL2h_n : CMP w9,w10 +2528 clk cpu0 R cpsr 600003c9 +2529 clk cpu0 IT (2493) 0009d3e0:00001009d3e0_NS 54000142 O EL2h_n : B.CS 0x9d408 +2530 clk cpu0 IT (2494) 0009d408:00001009d408_NS d5033fbf O EL2h_n : DMB SY +2531 clk cpu0 IT (2495) 0009d40c:00001009d40c_NS b9400fe8 O EL2h_n : LDR w8,[sp,#0xc] +2531 clk cpu0 MR4 0383c29c:00001083c29c_NS 00000000 +2531 clk cpu0 R X8 0000000000000000 +2532 clk cpu0 IT (2496) 0009d410:00001009d410_NS 8b080268 O EL2h_n : ADD x8,x19,x8 +2532 clk cpu0 R X8 000000000621605C +2533 clk cpu0 IT (2497) 0009d414:00001009d414_NS 39400d08 O EL2h_n : LDRB w8,[x8,#3] +2533 clk cpu0 MR1 0621605f:00001521605f_NS 00 +2533 clk cpu0 R X8 0000000000000000 +2534 clk cpu0 IT (2498) 0009d418:00001009d418_NS 39000a68 O EL2h_n : STRB w8,[x19,#2] +2534 clk cpu0 MW1 0621605e:00001521605e_NS 00 +2535 clk cpu0 IT (2499) 0009d41c:00001009d41c_NS d5033f9f O EL2h_n : DSB SY +2536 clk cpu0 IT (2500) 0009d420:00001009d420_NS aa1303e0 O EL2h_n : MOV x0,x19 +2536 clk cpu0 R X0 000000000621605C +2537 clk cpu0 IT (2501) 0009d424:00001009d424_NS 97fff985 O EL2h_n : BL 0x9ba38 +2537 clk cpu0 R X30 000000000009D428 +2537 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d1 ALLOC 0x00001009ba00_NS +2537 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e81 ALLOC 0x00001009ba00_NS +2538 clk cpu0 IT (2502) 0009ba38:00001009ba38_NS d5033fbf O EL2h_n : DMB SY +2539 clk cpu0 IT (2503) 0009ba3c:00001009ba3c_NS f0030bc8 O EL2h_n : ADRP x8,0x6216a3c +2539 clk cpu0 R X8 0000000006216000 +2539 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01d3 ALLOC 0x00001009ba40_NS +2539 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e91 ALLOC 0x00001009ba40_NS +2540 clk cpu0 IT (2504) 0009ba40:00001009ba40_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +2540 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2540 clk cpu0 R X8 0000000000000001 +2541 clk cpu0 IT (2505) 0009ba44:00001009ba44_NS 7100091f O EL2h_n : CMP w8,#2 +2541 clk cpu0 R cpsr 800003c9 +2542 clk cpu0 IT (2506) 0009ba48:00001009ba48_NS 54000083 O EL2h_n : B.CC 0x9ba58 +2543 clk cpu0 IT (2507) 0009ba58:00001009ba58_NS d65f03c0 O EL2h_n : RET +2544 clk cpu0 IT (2508) 0009d428:00001009d428_NS 39400a68 O EL2h_n : LDRB w8,[x19,#2] +2544 clk cpu0 MR1 0621605e:00001521605e_NS 00 +2544 clk cpu0 R X8 0000000000000000 +2545 clk cpu0 IT (2509) 0009d42c:00001009d42c_NS b9400fe9 O EL2h_n : LDR w9,[sp,#0xc] +2545 clk cpu0 MR4 0383c29c:00001083c29c_NS 00000000 +2545 clk cpu0 R X9 0000000000000000 +2546 clk cpu0 IT (2510) 0009d430:00001009d430_NS 8b090269 O EL2h_n : ADD x9,x19,x9 +2546 clk cpu0 R X9 000000000621605C +2547 clk cpu0 IT (2511) 0009d434:00001009d434_NS 39400d29 O EL2h_n : LDRB w9,[x9,#3] +2547 clk cpu0 MR1 0621605f:00001521605f_NS 00 +2547 clk cpu0 R X9 0000000000000000 +2548 clk cpu0 IT (2512) 0009d438:00001009d438_NS 6b09011f O EL2h_n : CMP w8,w9 +2548 clk cpu0 R cpsr 600003c9 +2549 clk cpu0 IT (2513) 0009d43c:00001009d43c_NS 54000060 O EL2h_n : B.EQ 0x9d448 +2549 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a3 ALLOC 0x00001009d440_NS +2549 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1511 ALLOC 0x00001009d440_NS +2550 clk cpu0 IT (2514) 0009d448:00001009d448_NS d5033fbf O EL2h_n : DMB SY +2551 clk cpu0 IT (2515) 0009d44c:00001009d44c_NS a9417bf3 O EL2h_n : LDP x19,x30,[sp,#0x10] +2551 clk cpu0 MR8 0383c2a0:00001083c2a0_NS 00000000_0621604c +2551 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_00097654 +2551 clk cpu0 R X19 000000000621604C +2551 clk cpu0 R X30 0000000000097654 +2552 clk cpu0 IT (2516) 0009d450:00001009d450_NS f84207f4 O EL2h_n : LDR x20,[sp],#0x20 +2552 clk cpu0 MR8 0383c290:00001083c290_NS 00000000_06216050 +2552 clk cpu0 R SP_EL2 000000000383C2B0 +2552 clk cpu0 R X20 0000000006216050 +2553 clk cpu0 IT (2517) 0009d454:00001009d454_NS d65f03c0 O EL2h_n : RET +2554 clk cpu0 IT (2518) 00097654:000010097654_NS d5033f9f O EL2h_n : DSB SY +2555 clk cpu0 IT (2519) 00097658:000010097658_NS aa1403e0 O EL2h_n : MOV x0,x20 +2555 clk cpu0 R X0 0000000006216050 +2556 clk cpu0 IT (2520) 0009765c:00001009765c_NS 940038e0 O EL2h_n : BL 0xa59dc +2556 clk cpu0 R X30 0000000000097660 +2557 clk cpu0 IT (2521) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +2558 clk cpu0 IT (2522) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +2558 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2558 clk cpu0 R DC CIVAC 00000000:06216050 +2558 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000015216040_NS +2558 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +2558 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +2558 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 CLEAN 0x000015216040_NS +2558 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +2559 clk cpu0 IT (2523) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +2560 clk cpu0 IT (2524) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +2561 clk cpu0 IT (2525) 00097660:000010097660_NS aa1303e0 O EL2h_n : MOV x0,x19 +2561 clk cpu0 R X0 000000000621604C +2562 clk cpu0 IT (2526) 00097664:000010097664_NS 940038de O EL2h_n : BL 0xa59dc +2562 clk cpu0 R X30 0000000000097668 +2563 clk cpu0 IT (2527) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +2564 clk cpu0 IT (2528) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +2564 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2564 clk cpu0 R DC CIVAC 00000000:0621604c +2565 clk cpu0 IT (2529) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +2566 clk cpu0 IT (2530) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +2567 clk cpu0 IT (2531) 00097668:000010097668_NS aa1503e0 O EL2h_n : MOV x0,x21 +2567 clk cpu0 R X0 000000000621605C +2568 clk cpu0 IT (2532) 0009766c:00001009766c_NS 940038dc O EL2h_n : BL 0xa59dc +2568 clk cpu0 R X30 0000000000097670 +2569 clk cpu0 IT (2533) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +2570 clk cpu0 IT (2534) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +2570 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +2570 clk cpu0 R DC CIVAC 00000000:0621605c +2571 clk cpu0 IT (2535) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +2572 clk cpu0 IT (2536) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +2573 clk cpu0 IT (2537) 00097670:000010097670_NS d5033f9f O EL2h_n : DSB SY +2574 clk cpu0 IT (2538) 00097674:000010097674_NS a9417bf3 O EL2h_n : LDP x19,x30,[sp,#0x10] +2574 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00020c48 +2574 clk cpu0 MR8 0383c2c8:00001083c2c8_NS 00000000_00020cb4 +2574 clk cpu0 R X19 0000000000020C48 +2574 clk cpu0 R X30 0000000000020CB4 +2575 clk cpu0 IT (2539) 00097678:000010097678_NS a8c253f5 O EL2h_n : LDP x21,x20,[sp],#0x20 +2575 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_10420000 +2575 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_80858510 +2575 clk cpu0 R SP_EL2 000000000383C2D0 +2575 clk cpu0 R X20 0000000080858510 +2575 clk cpu0 R X21 0000000010420000 +2576 clk cpu0 IT (2540) 0009767c:00001009767c_NS d65f03c0 O EL2h_n : RET +2577 clk cpu0 IT (2541) 00020cb4:000010020cb4_NS 9401d763 O EL2h_n : BL 0x96a40 +2577 clk cpu0 R X30 0000000000020CB8 +2577 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0153 ALLOC 0x000010096a40_NS +2577 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1a91 ALLOC 0x000010096a40_NS +2578 clk cpu0 IT (2542) 00096a40:000010096a40_NS f81f0ffe O EL2h_n : STR x30,[sp,#-0x10]! +2578 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00020cb8 +2578 clk cpu0 R SP_EL2 000000000383C2C0 +2579 clk cpu0 IT (2543) 00096a44:000010096a44_NS f0fffda1 O EL2h_n : ADRP x1,0x4da44 +2579 clk cpu0 R X1 000000000004D000 +2580 clk cpu0 IT (2544) 00096a48:000010096a48_NS 91317021 O EL2h_n : ADD x1,x1,#0xc5c +2580 clk cpu0 R X1 000000000004DC5C +2581 clk cpu0 IT (2545) 00096a4c:000010096a4c_NS 52800020 O EL2h_n : MOV w0,#1 +2581 clk cpu0 R X0 0000000000000001 +2582 clk cpu0 IT (2546) 00096a50:000010096a50_NS 9400169f O EL2h_n : BL 0x9c4cc +2582 clk cpu0 R X30 0000000000096A54 +2582 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x0000100944c0 +2582 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x00001009c4c0_NS +2582 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1132 ALLOC 0x00001009c4c0_NS +2583 clk cpu0 IT (2547) 0009c4cc:00001009c4cc_NS d10243ff O EL2h_n : SUB sp,sp,#0x90 +2583 clk cpu0 R SP_EL2 000000000383C230 +2584 clk cpu0 IT (2548) 0009c4d0:00001009c4d0_NS d0030bc8 O EL2h_n : ADRP x8,0x62164d0 +2584 clk cpu0 R X8 0000000006216000 +2585 clk cpu0 IT (2549) 0009c4d4:00001009c4d4_NS b940f908 O EL2h_n : LDR w8,[x8,#0xf8] +2585 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +2585 clk cpu0 R X8 0000000000000003 +2586 clk cpu0 IT (2550) 0009c4d8:00001009c4d8_NS a90753f5 O EL2h_n : STP x21,x20,[sp,#0x70] +2586 clk cpu0 MW8 0383c2a0:00001083c2a0_NS 00000000_10420000 +2586 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_80858510 +2587 clk cpu0 IT (2551) 0009c4dc:00001009c4dc_NS a9087bf3 O EL2h_n : STP x19,x30,[sp,#0x80] +2587 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00020c48 +2587 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_00096a54 +2588 clk cpu0 IT (2552) 0009c4e0:00001009c4e0_NS a9000fe2 O EL2h_n : STP x2,x3,[sp,#0] +2588 clk cpu0 MW8 0383c230:00001083c230_NS 00000000_00000800 +2588 clk cpu0 MW8 0383c238:00001083c238_NS 00000000_80000000 +2588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0010 ALLOC 0x00001083c200_NS +2588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0010 DIRTY 0x00001083c200_NS +2588 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c200_NS +2588 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c200_NS +2589 clk cpu0 IT (2553) 0009c4e4:00001009c4e4_NS 6b00011f O EL2h_n : CMP w8,w0 +2589 clk cpu0 R cpsr 200003c9 +2590 clk cpu0 IT (2554) 0009c4e8:00001009c4e8_NS a90117e4 O EL2h_n : STP x4,x5,[sp,#0x10] +2590 clk cpu0 MW8 0383c240:00001083c240_NS 00000000_00000001 +2590 clk cpu0 MW8 0383c248:00001083c248_NS 00000000_00000000 +2590 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0012 ALLOC 0x00001083c240_NS +2590 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0012 DIRTY 0x00001083c240_NS +2590 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c240_NS +2590 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c240_NS +2591 clk cpu0 IT (2555) 0009c4ec:00001009c4ec_NS a9021fe6 O EL2h_n : STP x6,x7,[sp,#0x20] +2591 clk cpu0 MW8 0383c250:00001083c250_NS 00000000_00000000 +2591 clk cpu0 MW8 0383c258:00001083c258_NS 00000000_00000000 +2592 clk cpu0 IT (2556) 0009c4f0:00001009c4f0_NS a9067fff O EL2h_n : STP xzr,xzr,[sp,#0x60] +2592 clk cpu0 MW8 0383c290:00001083c290_NS 00000000_00000000 +2592 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_00000000 +2593 clk cpu0 IT (2557) 0009c4f4:00001009c4f4_NS a9057fff O EL2h_n : STP xzr,xzr,[sp,#0x50] +2593 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_00000000 +2593 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_00000000 +2594 clk cpu0 IS (2558) 0009c4f8:00001009c4f8_NS 54000423 O EL2h_n : B.CC 0x9c57c +2595 clk cpu0 IT (2559) 0009c4fc:00001009c4fc_NS 90017b74 O EL2h_n : ADRP x20,0x30084fc +2595 clk cpu0 R X20 0000000003008000 +2595 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x000010098500_NS +2595 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x00001009c500_NS +2595 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1142 ALLOC 0x00001009c500_NS +2596 clk cpu0 IT (2560) 0009c500:00001009c500_NS 9114a294 O EL2h_n : ADD x20,x20,#0x528 +2596 clk cpu0 R X20 0000000003008528 +2597 clk cpu0 IT (2561) 0009c504:00001009c504_NS aa1403e0 O EL2h_n : MOV x0,x20 +2597 clk cpu0 R X0 0000000003008528 +2598 clk cpu0 IT (2562) 0009c508:00001009c508_NS aa0103f3 O EL2h_n : MOV x19,x1 +2598 clk cpu0 R X19 000000000004DC5C +2599 clk cpu0 IT (2563) 0009c50c:00001009c50c_NS 97fff114 O EL2h_n : BL 0x9895c +2599 clk cpu0 R X30 000000000009C510 +2600 clk cpu0 IT (2564) 0009895c:00001009895c_NS d0030be8 O EL2h_n : ADRP x8,0x621695c +2600 clk cpu0 R X8 0000000006216000 +2601 clk cpu0 IT (2565) 00098960:000010098960_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +2601 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +2601 clk cpu0 R X8 0000000000000001 +2601 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +2601 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +2602 clk cpu0 IT (2566) 00098964:000010098964_NS 7100091f O EL2h_n : CMP w8,#2 +2602 clk cpu0 R cpsr 800003c9 +2603 clk cpu0 IT (2567) 00098968:000010098968_NS 54000043 O EL2h_n : B.CC 0x98970 +2604 clk cpu0 IT (2568) 00098970:000010098970_NS d65f03c0 O EL2h_n : RET +2605 clk cpu0 IT (2569) 0009c510:00001009c510_NS 910003e9 O EL2h_n : MOV x9,sp +2605 clk cpu0 R X9 000000000383C230 +2606 clk cpu0 IT (2570) 0009c514:00001009c514_NS 128005e8 O EL2h_n : MOV w8,#0xffffffd0 +2606 clk cpu0 R X8 00000000FFFFFFD0 +2607 clk cpu0 IT (2571) 0009c518:00001009c518_NS 910243ea O EL2h_n : ADD x10,sp,#0x90 +2607 clk cpu0 R X10 000000000383C2C0 +2608 clk cpu0 IT (2572) 0009c51c:00001009c51c_NS 9100c129 O EL2h_n : ADD x9,x9,#0x30 +2608 clk cpu0 R X9 000000000383C260 +2609 clk cpu0 IT (2573) 0009c520:00001009c520_NS 2a1f03e0 O EL2h_n : MOV w0,wzr +2609 clk cpu0 R X0 0000000000000000 +2610 clk cpu0 IT (2574) 0009c524:00001009c524_NS 2a1f03e1 O EL2h_n : MOV w1,wzr +2610 clk cpu0 R X1 0000000000000000 +2611 clk cpu0 IT (2575) 0009c528:00001009c528_NS 2a1f03e2 O EL2h_n : MOV w2,wzr +2611 clk cpu0 R X2 0000000000000000 +2612 clk cpu0 IT (2576) 0009c52c:00001009c52c_NS f90037e8 O EL2h_n : STR x8,[sp,#0x68] +2612 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_ffffffd0 +2613 clk cpu0 IT (2577) 0009c530:00001009c530_NS a90527ea O EL2h_n : STP x10,x9,[sp,#0x50] +2613 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_0383c2c0 +2613 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_0383c260 +2614 clk cpu0 IT (2578) 0009c534:00001009c534_NS d503201f O EL2h_n : NOP +2615 clk cpu0 IT (2579) 0009c538:00001009c538_NS a945a3ea O EL2h_n : LDP x10,x8,[sp,#0x58] +2615 clk cpu0 MR8 0383c288:00001083c288_NS 00000000_0383c260 +2615 clk cpu0 MR8 0383c290:00001083c290_NS 00000000_00000000 +2615 clk cpu0 R X8 0000000000000000 +2615 clk cpu0 R X10 000000000383C260 +2616 clk cpu0 IT (2580) 0009c53c:00001009c53c_NS f9402be9 O EL2h_n : LDR x9,[sp,#0x50] +2616 clk cpu0 MR8 0383c280:00001083c280_NS 00000000_0383c2c0 +2616 clk cpu0 R X9 000000000383C2C0 +2616 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002a INVAL 0x00001009c540 +2616 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002a ALLOC 0x00001009c540_NS +2616 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1152 ALLOC 0x00001009c540_NS +2617 clk cpu0 IT (2581) 0009c540:00001009c540_NS f94037eb O EL2h_n : LDR x11,[sp,#0x68] +2617 clk cpu0 MR8 0383c298:00001083c298_NS 00000000_ffffffd0 +2617 clk cpu0 R X11 00000000FFFFFFD0 +2618 clk cpu0 IT (2582) 0009c544:00001009c544_NS 2a0003f5 O EL2h_n : MOV w21,w0 +2618 clk cpu0 R X21 0000000000000000 +2619 clk cpu0 IT (2583) 0009c548:00001009c548_NS 9100c3e1 O EL2h_n : ADD x1,sp,#0x30 +2619 clk cpu0 R X1 000000000383C260 +2620 clk cpu0 IT (2584) 0009c54c:00001009c54c_NS aa1303e0 O EL2h_n : MOV x0,x19 +2620 clk cpu0 R X0 000000000004DC5C +2621 clk cpu0 IT (2585) 0009c550:00001009c550_NS a903a3ea O EL2h_n : STP x10,x8,[sp,#0x38] +2621 clk cpu0 MW8 0383c268:00001083c268_NS 00000000_0383c260 +2621 clk cpu0 MW8 0383c270:00001083c270_NS 00000000_00000000 +2622 clk cpu0 IT (2586) 0009c554:00001009c554_NS f9001be9 O EL2h_n : STR x9,[sp,#0x30] +2622 clk cpu0 MW8 0383c260:00001083c260_NS 00000000_0383c2c0 +2623 clk cpu0 IT (2587) 0009c558:00001009c558_NS f90027eb O EL2h_n : STR x11,[sp,#0x48] +2623 clk cpu0 MW8 0383c278:00001083c278_NS 00000000_ffffffd0 +2624 clk cpu0 IT (2588) 0009c55c:00001009c55c_NS 97ffd97b O EL2h_n : BL 0x92b48 +2624 clk cpu0 R X30 000000000009C560 +2624 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +2624 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702c0000_NS +2624 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2624 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2624 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2624 clk cpu0 TTW ITLB LPAE 1:3 0000702f0120 00000000100904c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010090000 +2624 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00090000_NS EL2_n, nG asid=0:0x0010090000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2624 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00090000_NS EL2_n, nG asid=0:0x0010090000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2624 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +2624 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2624 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015b ALLOC 0x000010092b40_NS +2624 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ad1 ALLOC 0x000010092b40_NS +2625 clk cpu0 IT (2589) 00092b48:000010092b48_NS d10283ff O EL2h_n : SUB sp,sp,#0xa0 +2625 clk cpu0 R SP_EL2 000000000383C190 +2626 clk cpu0 IT (2590) 00092b4c:000010092b4c_NS a9097bf3 O EL2h_n : STP x19,x30,[sp,#0x90] +2626 clk cpu0 MW8 0383c220:00001083c220_NS 00000000_0004dc5c +2626 clk cpu0 MW8 0383c228:00001083c228_NS 00000000_0009c560 +2627 clk cpu0 IT (2591) 00092b50:000010092b50_NS aa0103f3 O EL2h_n : MOV x19,x1 +2627 clk cpu0 R X19 000000000383C260 +2628 clk cpu0 IT (2592) 00092b54:000010092b54_NS d0fffdc1 O EL2h_n : ADRP x1,0x4cb54 +2628 clk cpu0 R X1 000000000004C000 +2629 clk cpu0 IT (2593) 00092b58:000010092b58_NS a90853f5 O EL2h_n : STP x21,x20,[sp,#0x80] +2629 clk cpu0 MW8 0383c210:00001083c210_NS 00000000_00000000 +2629 clk cpu0 MW8 0383c218:00001083c218_NS 00000000_03008528 +2630 clk cpu0 IT (2594) 00092b5c:000010092b5c_NS aa0003f4 O EL2h_n : MOV x20,x0 +2630 clk cpu0 R X20 000000000004DC5C +2631 clk cpu0 IT (2595) 00092b60:000010092b60_NS 91002c21 O EL2h_n : ADD x1,x1,#0xb +2631 clk cpu0 R X1 000000000004C00B +2632 clk cpu0 IT (2596) 00092b64:000010092b64_NS 910013e0 O EL2h_n : ADD x0,sp,#4 +2632 clk cpu0 R X0 000000000383C194 +2633 clk cpu0 IT (2597) 00092b68:000010092b68_NS 52800762 O EL2h_n : MOV w2,#0x3b +2633 clk cpu0 R X2 000000000000003B +2634 clk cpu0 IT (2598) 00092b6c:000010092b6c_NS f90023fc O EL2h_n : STR x28,[sp,#0x40] +2634 clk cpu0 MW8 0383c1d0:00001083c1d0_NS 00000000_00000000 +2634 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000e ALLOC 0x00001083c1c0_NS +2634 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000e DIRTY 0x00001083c1c0_NS +2634 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c1c0_NS +2634 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c1c0_NS +2635 clk cpu0 IT (2599) 00092b70:000010092b70_NS a9056bfb O EL2h_n : STP x27,x26,[sp,#0x50] +2635 clk cpu0 MW8 0383c1e0:00001083c1e0_NS 00000000_00000000 +2635 clk cpu0 MW8 0383c1e8:00001083c1e8_NS 00000000_00000000 +2636 clk cpu0 IT (2600) 00092b74:000010092b74_NS a90663f9 O EL2h_n : STP x25,x24,[sp,#0x60] +2636 clk cpu0 MW8 0383c1f0:00001083c1f0_NS 00000000_00000000 +2636 clk cpu0 MW8 0383c1f8:00001083c1f8_NS 00000000_00000000 +2637 clk cpu0 IT (2601) 00092b78:000010092b78_NS a9075bf7 O EL2h_n : STP x23,x22,[sp,#0x70] +2637 clk cpu0 MW8 0383c200:00001083c200_NS 00000000_00000000 +2637 clk cpu0 MW8 0383c208:00001083c208_NS 00000000_00003fff +2638 clk cpu0 IT (2602) 00092b7c:000010092b7c_NS 97fdf655 O EL2h_n : BL 0x104d0 +2638 clk cpu0 R X30 0000000000092B80 +2638 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2638 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2638 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2638 clk cpu0 TTW ITLB LPAE 1:3 0000702f0020 00000000100104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010010000 +2638 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00010000_NS EL2_n, nG asid=0:0x0010010000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2638 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00010000_NS EL2_n, nG asid=0:0x0010010000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702c0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702f0000_NS +2638 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x00001009c4c0_NS +2638 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x0000100104c0_NS +2638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e ALLOC 0x0000702f0000_NS +2638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0132 ALLOC 0x0000100104c0_NS +2639 clk cpu0 IT (2603) 000104d0:0000100104d0_NS a9bf7bf3 O EL2h_n : STP x19,x30,[sp,#-0x10]! +2639 clk cpu0 MW8 0383c180:00001083c180_NS 00000000_0383c260 +2639 clk cpu0 MW8 0383c188:00001083c188_NS 00000000_00092b80 +2639 clk cpu0 R SP_EL2 000000000383C180 +2639 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d ALLOC 0x00001083c180_NS +2639 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d DIRTY 0x00001083c180_NS +2639 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c180_NS +2639 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c180_NS +2640 clk cpu0 IT (2604) 000104d4:0000100104d4_NS aa0003f3 O EL2h_n : MOV x19,x0 +2640 clk cpu0 R X19 000000000383C194 +2641 clk cpu0 IT (2605) 000104d8:0000100104d8_NS 9400002b O EL2h_n : BL 0x10584 +2641 clk cpu0 R X30 00000000000104DC +2641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002d INVAL 0x00001009c580 +2641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002d ALLOC 0x000010010580_NS +2641 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0161 ALLOC 0x000010010580_NS +2642 clk cpu0 IT (2606) 00010584:000010010584_NS f100105f O EL2h_n : CMP x2,#4 +2642 clk cpu0 R cpsr 200003c9 +2643 clk cpu0 IS (2607) 00010588:000010010588_NS 54000643 O EL2h_n : B.CC 0x10650 +2644 clk cpu0 IT (2608) 0001058c:00001001058c_NS f240041f O EL2h_n : TST x0,#3 +2644 clk cpu0 R cpsr 400003c9 +2645 clk cpu0 IT (2609) 00010590:000010010590_NS 54000320 O EL2h_n : B.EQ 0x105f4 +2645 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002e INVAL 0x0000100105c0 +2645 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002e ALLOC 0x0000100105c0_NS +2645 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0171 ALLOC 0x0000100105c0_NS +2646 clk cpu0 IT (2610) 000105f4:0000100105f4_NS 7200042a O EL2h_n : ANDS w10,w1,#3 +2646 clk cpu0 R cpsr 000003c9 +2646 clk cpu0 R X10 0000000000000003 +2647 clk cpu0 IS (2611) 000105f8:0000100105f8_NS 54000440 O EL2h_n : B.EQ 0x10680 +2648 clk cpu0 IT (2612) 000105fc:0000100105fc_NS 52800409 O EL2h_n : MOV w9,#0x20 +2648 clk cpu0 R X9 0000000000000020 +2648 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0031 INVAL 0x000010098600 +2648 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0031 ALLOC 0x000010010600_NS +2648 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0182 ALLOC 0x000010010600_NS +2649 clk cpu0 IT (2613) 00010600:000010010600_NS cb0a0028 O EL2h_n : SUB x8,x1,x10 +2649 clk cpu0 R X8 000000000004C008 +2650 clk cpu0 IT (2614) 00010604:000010010604_NS f100105f O EL2h_n : CMP x2,#4 +2650 clk cpu0 R cpsr 200003c9 +2651 clk cpu0 IT (2615) 00010608:000010010608_NS 4b0a0d29 O EL2h_n : SUB w9,w9,w10,LSL #3 +2651 clk cpu0 R X9 0000000000000008 +2652 clk cpu0 IS (2616) 0001060c:00001001060c_NS 540001c3 O EL2h_n : B.CC 0x10644 +2653 clk cpu0 IT (2617) 00010610:000010010610_NS b940010c O EL2h_n : LDR w12,[x8,#0] +2653 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2653 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2653 clk cpu0 TTW DTLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +2653 clk cpu0 TTW DTLB LPAE 1:3 0000702f0098 000000001004c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001004c000 +2653 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +2653 clk cpu0 R X12 000000000A00000A +2653 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0004c000_NS EL2_n, nG asid=0:0x001004c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2653 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0004c000_NS EL2_n, nG asid=0:0x001004c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702f0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 INVAL 0x00002c1a0080 +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 ALLOC 0x0000702f0080_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +2653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +2653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0022 ALLOC 0x0000702f0080_NS +2653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1002 ALLOC 0x00001004c000_NS +2654 clk cpu0 IT (2618) 00010614:000010010614_NS 531d714a O EL2h_n : UBFIZ w10,w10,#3,#29 +2654 clk cpu0 R X10 0000000000000018 +2655 clk cpu0 IT (2619) 00010618:000010010618_NS aa0203eb O EL2h_n : MOV x11,x2 +2655 clk cpu0 R X11 000000000000003B +2656 clk cpu0 IT (2620) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2656 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +2656 clk cpu0 R X8 000000000004C00C +2656 clk cpu0 R X13 000000006F727245 +2657 clk cpu0 IT (2621) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2657 clk cpu0 R X12 000000000000000A +2658 clk cpu0 IT (2622) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2658 clk cpu0 R X11 0000000000000037 +2659 clk cpu0 IT (2623) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2659 clk cpu0 R cpsr 200003c9 +2660 clk cpu0 IT (2624) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2660 clk cpu0 R X14 0000000072724500 +2661 clk cpu0 IT (2625) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2661 clk cpu0 R X12 000000007272450A +2662 clk cpu0 IT (2626) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2662 clk cpu0 MW4 0383c194:00001083c194_NS 7272450a +2662 clk cpu0 R X0 000000000383C198 +2663 clk cpu0 IT (2627) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2663 clk cpu0 R X12 000000006F727245 +2664 clk cpu0 IT (2628) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2665 clk cpu0 IT (2629) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2665 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +2665 clk cpu0 R X8 000000000004C010 +2665 clk cpu0 R X13 0000000049203A72 +2666 clk cpu0 IT (2630) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2666 clk cpu0 R X12 000000000000006F +2667 clk cpu0 IT (2631) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2667 clk cpu0 R X11 0000000000000033 +2668 clk cpu0 IT (2632) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2668 clk cpu0 R cpsr 200003c9 +2669 clk cpu0 IT (2633) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2669 clk cpu0 R X14 00000000203A7200 +2670 clk cpu0 IT (2634) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2670 clk cpu0 R X12 00000000203A726F +2671 clk cpu0 IT (2635) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2671 clk cpu0 MW4 0383c198:00001083c198_NS 203a726f +2671 clk cpu0 R X0 000000000383C19C +2672 clk cpu0 IT (2636) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2672 clk cpu0 R X12 0000000049203A72 +2673 clk cpu0 IT (2637) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2674 clk cpu0 IT (2638) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2674 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +2674 clk cpu0 R X8 000000000004C014 +2674 clk cpu0 R X13 0000000067656C6C +2675 clk cpu0 IT (2639) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2675 clk cpu0 R X12 0000000000000049 +2676 clk cpu0 IT (2640) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2676 clk cpu0 R X11 000000000000002F +2677 clk cpu0 IT (2641) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2677 clk cpu0 R cpsr 200003c9 +2678 clk cpu0 IT (2642) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2678 clk cpu0 R X14 00000000656C6C00 +2679 clk cpu0 IT (2643) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2679 clk cpu0 R X12 00000000656C6C49 +2680 clk cpu0 IT (2644) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2680 clk cpu0 MW4 0383c19c:00001083c19c_NS 656c6c49 +2680 clk cpu0 R X0 000000000383C1A0 +2681 clk cpu0 IT (2645) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2681 clk cpu0 R X12 0000000067656C6C +2682 clk cpu0 IT (2646) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2683 clk cpu0 IT (2647) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2683 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +2683 clk cpu0 R X8 000000000004C018 +2683 clk cpu0 R X13 0000000066206C61 +2684 clk cpu0 IT (2648) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2684 clk cpu0 R X12 0000000000000067 +2685 clk cpu0 IT (2649) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2685 clk cpu0 R X11 000000000000002B +2686 clk cpu0 IT (2650) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2686 clk cpu0 R cpsr 200003c9 +2687 clk cpu0 IT (2651) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2687 clk cpu0 R X14 00000000206C6100 +2688 clk cpu0 IT (2652) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2688 clk cpu0 R X12 00000000206C6167 +2689 clk cpu0 IT (2653) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2689 clk cpu0 MW4 0383c1a0:00001083c1a0_NS 206c6167 +2689 clk cpu0 R X0 000000000383C1A4 +2690 clk cpu0 IT (2654) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2690 clk cpu0 R X12 0000000066206C61 +2691 clk cpu0 IT (2655) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2692 clk cpu0 IT (2656) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2692 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +2692 clk cpu0 R X8 000000000004C01C +2692 clk cpu0 R X13 00000000616D726F +2693 clk cpu0 IT (2657) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2693 clk cpu0 R X12 0000000000000066 +2694 clk cpu0 IT (2658) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2694 clk cpu0 R X11 0000000000000027 +2695 clk cpu0 IT (2659) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2695 clk cpu0 R cpsr 200003c9 +2696 clk cpu0 IT (2660) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2696 clk cpu0 R X14 000000006D726F00 +2697 clk cpu0 IT (2661) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2697 clk cpu0 R X12 000000006D726F66 +2698 clk cpu0 IT (2662) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2698 clk cpu0 MW4 0383c1a4:00001083c1a4_NS 6d726f66 +2698 clk cpu0 R X0 000000000383C1A8 +2699 clk cpu0 IT (2663) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2699 clk cpu0 R X12 00000000616D726F +2700 clk cpu0 IT (2664) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2701 clk cpu0 IT (2665) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2701 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +2701 clk cpu0 R X8 000000000004C020 +2701 clk cpu0 R X13 0000000070732074 +2702 clk cpu0 IT (2666) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2702 clk cpu0 R X12 0000000000000061 +2703 clk cpu0 IT (2667) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2703 clk cpu0 R X11 0000000000000023 +2704 clk cpu0 IT (2668) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2704 clk cpu0 R cpsr 200003c9 +2705 clk cpu0 IT (2669) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2705 clk cpu0 R X14 0000000073207400 +2706 clk cpu0 IT (2670) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2706 clk cpu0 R X12 0000000073207461 +2707 clk cpu0 IT (2671) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2707 clk cpu0 MW4 0383c1a8:00001083c1a8_NS 73207461 +2707 clk cpu0 R X0 000000000383C1AC +2708 clk cpu0 IT (2672) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2708 clk cpu0 R X12 0000000070732074 +2709 clk cpu0 IT (2673) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2710 clk cpu0 IT (2674) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2710 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +2710 clk cpu0 R X8 000000000004C024 +2710 clk cpu0 R X13 0000000066696365 +2711 clk cpu0 IT (2675) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2711 clk cpu0 R X12 0000000000000070 +2712 clk cpu0 IT (2676) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2712 clk cpu0 R X11 000000000000001F +2713 clk cpu0 IT (2677) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2713 clk cpu0 R cpsr 200003c9 +2714 clk cpu0 IT (2678) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2714 clk cpu0 R X14 0000000069636500 +2715 clk cpu0 IT (2679) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2715 clk cpu0 R X12 0000000069636570 +2716 clk cpu0 IT (2680) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2716 clk cpu0 MW4 0383c1ac:00001083c1ac_NS 69636570 +2716 clk cpu0 R X0 000000000383C1B0 +2717 clk cpu0 IT (2681) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2717 clk cpu0 R X12 0000000066696365 +2718 clk cpu0 IT (2682) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2719 clk cpu0 IT (2683) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2719 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +2719 clk cpu0 R X8 000000000004C028 +2719 clk cpu0 R X13 0000000020726569 +2720 clk cpu0 IT (2684) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2720 clk cpu0 R X12 0000000000000066 +2721 clk cpu0 IT (2685) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2721 clk cpu0 R X11 000000000000001B +2722 clk cpu0 IT (2686) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2722 clk cpu0 R cpsr 200003c9 +2723 clk cpu0 IT (2687) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2723 clk cpu0 R X14 0000000072656900 +2724 clk cpu0 IT (2688) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2724 clk cpu0 R X12 0000000072656966 +2725 clk cpu0 IT (2689) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2725 clk cpu0 MW4 0383c1b0:00001083c1b0_NS 72656966 +2725 clk cpu0 R X0 000000000383C1B4 +2726 clk cpu0 IT (2690) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2726 clk cpu0 R X12 0000000020726569 +2727 clk cpu0 IT (2691) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2728 clk cpu0 IT (2692) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2728 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +2728 clk cpu0 R X8 000000000004C02C +2728 clk cpu0 R X13 0000000064657375 +2729 clk cpu0 IT (2693) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2729 clk cpu0 R X12 0000000000000020 +2730 clk cpu0 IT (2694) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2730 clk cpu0 R X11 0000000000000017 +2731 clk cpu0 IT (2695) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2731 clk cpu0 R cpsr 200003c9 +2732 clk cpu0 IT (2696) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2732 clk cpu0 R X14 0000000065737500 +2733 clk cpu0 IT (2697) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2733 clk cpu0 R X12 0000000065737520 +2734 clk cpu0 IT (2698) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2734 clk cpu0 MW4 0383c1b4:00001083c1b4_NS 65737520 +2734 clk cpu0 R X0 000000000383C1B8 +2735 clk cpu0 IT (2699) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2735 clk cpu0 R X12 0000000064657375 +2736 clk cpu0 IT (2700) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2737 clk cpu0 IT (2701) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2737 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +2737 clk cpu0 R X8 000000000004C030 +2737 clk cpu0 R X13 000000005F27203A +2738 clk cpu0 IT (2702) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2738 clk cpu0 R X12 0000000000000064 +2739 clk cpu0 IT (2703) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2739 clk cpu0 R X11 0000000000000013 +2740 clk cpu0 IT (2704) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2740 clk cpu0 R cpsr 200003c9 +2741 clk cpu0 IT (2705) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2741 clk cpu0 R X14 0000000027203A00 +2742 clk cpu0 IT (2706) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2742 clk cpu0 R X12 0000000027203A64 +2743 clk cpu0 IT (2707) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2743 clk cpu0 MW4 0383c1b8:00001083c1b8_NS 27203a64 +2743 clk cpu0 R X0 000000000383C1BC +2744 clk cpu0 IT (2708) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2744 clk cpu0 R X12 000000005F27203A +2745 clk cpu0 IT (2709) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2746 clk cpu0 IT (2710) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2746 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +2746 clk cpu0 R X8 000000000004C034 +2746 clk cpu0 R X13 0000000045202E27 +2747 clk cpu0 IT (2711) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2747 clk cpu0 R X12 000000000000005F +2748 clk cpu0 IT (2712) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2748 clk cpu0 R X11 000000000000000F +2749 clk cpu0 IT (2713) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2749 clk cpu0 R cpsr 200003c9 +2750 clk cpu0 IT (2714) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2750 clk cpu0 R X14 00000000202E2700 +2751 clk cpu0 IT (2715) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2751 clk cpu0 R X12 00000000202E275F +2752 clk cpu0 IT (2716) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2752 clk cpu0 MW4 0383c1bc:00001083c1bc_NS 202e275f +2752 clk cpu0 R X0 000000000383C1C0 +2753 clk cpu0 IT (2717) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2753 clk cpu0 R X12 0000000045202E27 +2754 clk cpu0 IT (2718) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2755 clk cpu0 IT (2719) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2755 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +2755 clk cpu0 R X8 000000000004C038 +2755 clk cpu0 R X13 000000006E69646E +2756 clk cpu0 IT (2720) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2756 clk cpu0 R X12 0000000000000045 +2757 clk cpu0 IT (2721) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2757 clk cpu0 R X11 000000000000000B +2758 clk cpu0 IT (2722) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2758 clk cpu0 R cpsr 200003c9 +2759 clk cpu0 IT (2723) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2759 clk cpu0 R X14 0000000069646E00 +2760 clk cpu0 IT (2724) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2760 clk cpu0 R X12 0000000069646E45 +2761 clk cpu0 IT (2725) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2761 clk cpu0 MW4 0383c1c0:00001083c1c0_NS 69646e45 +2761 clk cpu0 R X0 000000000383C1C4 +2762 clk cpu0 IT (2726) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2762 clk cpu0 R X12 000000006E69646E +2763 clk cpu0 IT (2727) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2764 clk cpu0 IT (2728) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2764 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +2764 clk cpu0 R X8 000000000004C03C +2764 clk cpu0 R X13 0000000065542067 +2765 clk cpu0 IT (2729) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2765 clk cpu0 R X12 000000000000006E +2766 clk cpu0 IT (2730) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2766 clk cpu0 R X11 0000000000000007 +2767 clk cpu0 IT (2731) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2767 clk cpu0 R cpsr 200003c9 +2768 clk cpu0 IT (2732) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2768 clk cpu0 R X14 0000000054206700 +2769 clk cpu0 IT (2733) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2769 clk cpu0 R X12 000000005420676E +2770 clk cpu0 IT (2734) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2770 clk cpu0 MW4 0383c1c4:00001083c1c4_NS 5420676e +2770 clk cpu0 R X0 000000000383C1C8 +2771 clk cpu0 IT (2735) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2771 clk cpu0 R X12 0000000065542067 +2772 clk cpu0 IT (2736) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2773 clk cpu0 IT (2737) 0001061c:00001001061c_NS b8404d0d O EL2h_n : LDR w13,[x8,#4]! +2773 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +2773 clk cpu0 R X8 000000000004C040 +2773 clk cpu0 R X13 000000000A2E7473 +2773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x0000702f0040_NS +2773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x00001004c040_NS +2773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1014 ALLOC 0x00001004c040_NS +2774 clk cpu0 IT (2738) 00010620:000010010620_NS 1aca258c O EL2h_n : LSR w12,w12,w10 +2774 clk cpu0 R X12 0000000000000065 +2775 clk cpu0 IT (2739) 00010624:000010010624_NS d100116b O EL2h_n : SUB x11,x11,#4 +2775 clk cpu0 R X11 0000000000000003 +2776 clk cpu0 IT (2740) 00010628:000010010628_NS f1000d7f O EL2h_n : CMP x11,#3 +2776 clk cpu0 R cpsr 600003c9 +2777 clk cpu0 IT (2741) 0001062c:00001001062c_NS 1ac921ae O EL2h_n : LSL w14,w13,w9 +2777 clk cpu0 R X14 000000002E747300 +2778 clk cpu0 IT (2742) 00010630:000010010630_NS 2a0c01cc O EL2h_n : ORR w12,w14,w12 +2778 clk cpu0 R X12 000000002E747365 +2779 clk cpu0 IT (2743) 00010634:000010010634_NS b800440c O EL2h_n : STR w12,[x0],#4 +2779 clk cpu0 MW4 0383c1c8:00001083c1c8_NS 2e747365 +2779 clk cpu0 R X0 000000000383C1CC +2780 clk cpu0 IT (2744) 00010638:000010010638_NS 2a0d03ec O EL2h_n : MOV w12,w13 +2780 clk cpu0 R X12 000000000A2E7473 +2781 clk cpu0 IS (2745) 0001063c:00001001063c_NS 54ffff08 O EL2h_n : B.HI 0x1061c +2781 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0032 INVAL 0x000010010640 +2781 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0032 ALLOC 0x000010010640_NS +2781 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0192 ALLOC 0x000010010640_NS +2782 clk cpu0 IT (2746) 00010640:000010010640_NS 92400442 O EL2h_n : AND x2,x2,#3 +2782 clk cpu0 R X2 0000000000000003 +2783 clk cpu0 IT (2747) 00010644:000010010644_NS 53037d29 O EL2h_n : LSR w9,w9,#3 +2783 clk cpu0 R X9 0000000000000001 +2784 clk cpu0 IT (2748) 00010648:000010010648_NS cb090108 O EL2h_n : SUB x8,x8,x9 +2784 clk cpu0 R X8 000000000004C03F +2785 clk cpu0 IT (2749) 0001064c:00001001064c_NS 91001101 O EL2h_n : ADD x1,x8,#4 +2785 clk cpu0 R X1 000000000004C043 +2786 clk cpu0 IT (2750) 00010650:000010010650_NS 7100045f O EL2h_n : CMP w2,#1 +2786 clk cpu0 R cpsr 200003c9 +2787 clk cpu0 IS (2751) 00010654:000010010654_NS 5400014b O EL2h_n : B.LT 0x1067c +2788 clk cpu0 IT (2752) 00010658:000010010658_NS 39400028 O EL2h_n : LDRB w8,[x1,#0] +2788 clk cpu0 MR1 0004c043:00001004c043_NS 0a +2788 clk cpu0 R X8 000000000000000A +2789 clk cpu0 IT (2753) 0001065c:00001001065c_NS 39000008 O EL2h_n : STRB w8,[x0,#0] +2789 clk cpu0 MW1 0383c1cc:00001083c1cc_NS 0a +2790 clk cpu0 IS (2754) 00010660:000010010660_NS 540000e0 O EL2h_n : B.EQ 0x1067c +2791 clk cpu0 IT (2755) 00010664:000010010664_NS 39400428 O EL2h_n : LDRB w8,[x1,#1] +2791 clk cpu0 MR1 0004c044:00001004c044_NS 00 +2791 clk cpu0 R X8 0000000000000000 +2792 clk cpu0 IT (2756) 00010668:000010010668_NS 71000c5f O EL2h_n : CMP w2,#3 +2792 clk cpu0 R cpsr 600003c9 +2793 clk cpu0 IT (2757) 0001066c:00001001066c_NS 39000408 O EL2h_n : STRB w8,[x0,#1] +2793 clk cpu0 MW1 0383c1cd:00001083c1cd_NS 00 +2794 clk cpu0 IS (2758) 00010670:000010010670_NS 5400006b O EL2h_n : B.LT 0x1067c +2795 clk cpu0 IT (2759) 00010674:000010010674_NS 39400828 O EL2h_n : LDRB w8,[x1,#2] +2795 clk cpu0 MR1 0004c045:00001004c045_NS 00 +2795 clk cpu0 R X8 0000000000000000 +2796 clk cpu0 IT (2760) 00010678:000010010678_NS 39000808 O EL2h_n : STRB w8,[x0,#2] +2796 clk cpu0 MW1 0383c1ce:00001083c1ce_NS 00 +2797 clk cpu0 IT (2761) 0001067c:00001001067c_NS d65f03c0 O EL2h_n : RET +2798 clk cpu0 IT (2762) 000104dc:0000100104dc_NS aa1303e0 O EL2h_n : MOV x0,x19 +2798 clk cpu0 R X0 000000000383C194 +2799 clk cpu0 IT (2763) 000104e0:0000100104e0_NS a8c17bf3 O EL2h_n : LDP x19,x30,[sp],#0x10 +2799 clk cpu0 MR8 0383c180:00001083c180_NS 00000000_0383c260 +2799 clk cpu0 MR8 0383c188:00001083c188_NS 00000000_00092b80 +2799 clk cpu0 R SP_EL2 000000000383C190 +2799 clk cpu0 R X19 000000000383C260 +2799 clk cpu0 R X30 0000000000092B80 +2800 clk cpu0 IT (2764) 000104e4:0000100104e4_NS d65f03c0 O EL2h_n : RET +2800 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015d ALLOC 0x000010092b80_NS +2800 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ae1 ALLOC 0x000010092b80_NS +2801 clk cpu0 IT (2765) 00092b80:000010092b80_NS d0fffdd6 O EL2h_n : ADRP x22,0x4cb80 +2801 clk cpu0 R X22 000000000004C000 +2802 clk cpu0 IT (2766) 00092b84:000010092b84_NS d0fffdd7 O EL2h_n : ADRP x23,0x4cb84 +2802 clk cpu0 R X23 000000000004C000 +2803 clk cpu0 IT (2767) 00092b88:000010092b88_NS 2a1f03fa O EL2h_n : MOV w26,wzr +2803 clk cpu0 R X26 0000000000000000 +2804 clk cpu0 IT (2768) 00092b8c:000010092b8c_NS f0017cb5 O EL2h_n : ADRP x21,0x3029b8c +2804 clk cpu0 R X21 0000000003029000 +2805 clk cpu0 IT (2769) 00092b90:000010092b90_NS 910422d6 O EL2h_n : ADD x22,x22,#0x108 +2805 clk cpu0 R X22 000000000004C108 +2806 clk cpu0 IT (2770) 00092b94:000010092b94_NS 9104a6f7 O EL2h_n : ADD x23,x23,#0x129 +2806 clk cpu0 R X23 000000000004C129 +2807 clk cpu0 IT (2771) 00092b98:000010092b98_NS f0017d78 O EL2h_n : ADRP x24,0x3041b98 +2807 clk cpu0 R X24 0000000003041000 +2808 clk cpu0 IT (2772) 00092b9c:000010092b9c_NS 90030c39 O EL2h_n : ADRP x25,0x6216b9c +2808 clk cpu0 R X25 0000000006216000 +2809 clk cpu0 IT (2773) 00092ba0:000010092ba0_NS 14000005 O EL2h_n : B 0x92bb4 +2810 clk cpu0 IT (2774) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +2810 clk cpu0 MR1 0004dc5c:00001004dc5c_NS 45 +2810 clk cpu0 R X8 0000000000000045 +2810 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00e2 ALLOC 0x00001004dc40_NS +2810 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1710 ALLOC 0x00001004dc40_NS +2811 clk cpu0 IT (2775) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +2811 clk cpu0 R cpsr 200003c9 +2812 clk cpu0 IS (2776) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +2812 clk cpu0 CACHE cpu.cpu0.l1icache LINE 015f ALLOC 0x000010092bc0_NS +2812 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0af1 ALLOC 0x000010092bc0_NS +2813 clk cpu0 IS (2777) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +2814 clk cpu0 IT (2778) 00092bc4:000010092bc4_NS f2400a9f O EL2h_n : TST x20,#7 +2814 clk cpu0 R cpsr 000003c9 +2815 clk cpu0 IT (2779) 00092bc8:000010092bc8_NS 54fffee1 O EL2h_n : B.NE 0x92ba4 +2816 clk cpu0 IT (2780) 00092ba4:000010092ba4_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2816 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2816 clk cpu0 R X9 0000000013000000 +2817 clk cpu0 IT (2781) 00092ba8:000010092ba8_NS aa1403fb O EL2h_n : MOV x27,x20 +2817 clk cpu0 R X27 000000000004DC5C +2818 clk cpu0 IT (2782) 00092bac:000010092bac_NS 91000694 O EL2h_n : ADD x20,x20,#1 +2818 clk cpu0 R X20 000000000004DC5D +2819 clk cpu0 IT (2783) 00092bb0:000010092bb0_NS 39000128 O EL2h_n : STRB w8,[x9,#0] +2819 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2819 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2819 clk cpu0 TTW DTLB LPAE 1:2 0000702e0048 0000000010210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000010210000 +2819 clk cpu0 TTW DTLB LPAE 1:3 000010212000 0040000013000467 : BLOCK ATTRIDX=1 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=1 ADDR=0x0000000013000000 +2819 clk cpu0 MW1 13000000:000013000000_NS 45 +2819 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x13000000_NS EL2_n, nG asid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=0 ContiguousHint=0 +2819 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x13000000_NS EL2_n, nG asid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=0 ContiguousHint=0 +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702c0000_NS +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 INVAL 0x000070422000 +2819 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 ALLOC 0x000010212000_NS +2819 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0802 ALLOC 0x000010212000_NS +2820 clk cpu0 IT (2784) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +2820 clk cpu0 MR1 0004dc5d:00001004dc5d_NS 4c +2820 clk cpu0 R X8 000000000000004C +2821 clk cpu0 IT (2785) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +2821 clk cpu0 R cpsr 200003c9 +2822 clk cpu0 IS (2786) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +2823 clk cpu0 IS (2787) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +2824 clk cpu0 IT (2788) 00092bc4:000010092bc4_NS f2400a9f O EL2h_n : TST x20,#7 +2824 clk cpu0 R cpsr 000003c9 +2825 clk cpu0 IT (2789) 00092bc8:000010092bc8_NS 54fffee1 O EL2h_n : B.NE 0x92ba4 +2826 clk cpu0 IT (2790) 00092ba4:000010092ba4_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2826 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2826 clk cpu0 R X9 0000000013000000 +2827 clk cpu0 IT (2791) 00092ba8:000010092ba8_NS aa1403fb O EL2h_n : MOV x27,x20 +2827 clk cpu0 R X27 000000000004DC5D +2828 clk cpu0 IT (2792) 00092bac:000010092bac_NS 91000694 O EL2h_n : ADD x20,x20,#1 +2828 clk cpu0 R X20 000000000004DC5E +2829 clk cpu0 IT (2793) 00092bb0:000010092bb0_NS 39000128 O EL2h_n : STRB w8,[x9,#0] +2829 clk cpu0 MW1 13000000:000013000000_NS 4c +2830 clk cpu0 IT (2794) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +2830 clk cpu0 MR1 0004dc5e:00001004dc5e_NS 32 +2830 clk cpu0 R X8 0000000000000032 +2831 clk cpu0 IT (2795) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +2831 clk cpu0 R cpsr 200003c9 +2832 clk cpu0 IS (2796) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +2833 clk cpu0 IS (2797) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +2834 clk cpu0 IT (2798) 00092bc4:000010092bc4_NS f2400a9f O EL2h_n : TST x20,#7 +2834 clk cpu0 R cpsr 000003c9 +2835 clk cpu0 IT (2799) 00092bc8:000010092bc8_NS 54fffee1 O EL2h_n : B.NE 0x92ba4 +2836 clk cpu0 IT (2800) 00092ba4:000010092ba4_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2836 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2836 clk cpu0 R X9 0000000013000000 +2837 clk cpu0 IT (2801) 00092ba8:000010092ba8_NS aa1403fb O EL2h_n : MOV x27,x20 +2837 clk cpu0 R X27 000000000004DC5E +2838 clk cpu0 IT (2802) 00092bac:000010092bac_NS 91000694 O EL2h_n : ADD x20,x20,#1 +2838 clk cpu0 R X20 000000000004DC5F +2839 clk cpu0 IT (2803) 00092bb0:000010092bb0_NS 39000128 O EL2h_n : STRB w8,[x9,#0] +2839 clk cpu0 MW1 13000000:000013000000_NS 32 +2840 clk cpu0 IT (2804) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +2840 clk cpu0 MR1 0004dc5f:00001004dc5f_NS 28 +2840 clk cpu0 R X8 0000000000000028 +2841 clk cpu0 IT (2805) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +2841 clk cpu0 R cpsr 200003c9 +2842 clk cpu0 IS (2806) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +2843 clk cpu0 IS (2807) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +2844 clk cpu0 IT (2808) 00092bc4:000010092bc4_NS f2400a9f O EL2h_n : TST x20,#7 +2844 clk cpu0 R cpsr 000003c9 +2845 clk cpu0 IT (2809) 00092bc8:000010092bc8_NS 54fffee1 O EL2h_n : B.NE 0x92ba4 +2846 clk cpu0 IT (2810) 00092ba4:000010092ba4_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2846 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2846 clk cpu0 R X9 0000000013000000 +2847 clk cpu0 IT (2811) 00092ba8:000010092ba8_NS aa1403fb O EL2h_n : MOV x27,x20 +2847 clk cpu0 R X27 000000000004DC5F +2848 clk cpu0 IT (2812) 00092bac:000010092bac_NS 91000694 O EL2h_n : ADD x20,x20,#1 +2848 clk cpu0 R X20 000000000004DC60 +2849 clk cpu0 IT (2813) 00092bb0:000010092bb0_NS 39000128 O EL2h_n : STRB w8,[x9,#0] +2849 clk cpu0 MW1 13000000:000013000000_NS 28 +2850 clk cpu0 IT (2814) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +2850 clk cpu0 MR1 0004dc60:00001004dc60_NS 36 +2850 clk cpu0 R X8 0000000000000036 +2851 clk cpu0 IT (2815) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +2851 clk cpu0 R cpsr 200003c9 +2852 clk cpu0 IS (2816) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +2853 clk cpu0 IS (2817) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +2854 clk cpu0 IT (2818) 00092bc4:000010092bc4_NS f2400a9f O EL2h_n : TST x20,#7 +2854 clk cpu0 R cpsr 400003c9 +2855 clk cpu0 IS (2819) 00092bc8:000010092bc8_NS 54fffee1 O EL2h_n : B.NE 0x92ba4 +2856 clk cpu0 IT (2820) 00092bcc:000010092bcc_NS b948fb08 O EL2h_n : LDR w8,[x24,#0x8f8] +2856 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +2856 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +2856 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +2856 clk cpu0 TTW DTLB LPAE 1:3 000070482080 0000000000840463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000840000 +2856 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +2856 clk cpu0 R X8 0000000000000000 +2856 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03040000_NS EL2_n, nG asid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2856 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03040000_NS EL2_n, nG asid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +2856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +2856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +2856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 ALLOC 0x000070482080_NS +2856 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0821 ALLOC 0x000070482080_NS +2857 clk cpu0 IT (2821) 00092bd0:000010092bd0_NS f9400280 O EL2h_n : LDR x0,[x20,#0] +2857 clk cpu0 MR8 0004dc60:00001004dc60_NS 75746573_20293436 +2857 clk cpu0 R X0 7574657320293436 +2858 clk cpu0 IT (2822) 00092bd4:000010092bd4_NS 7100051f O EL2h_n : CMP w8,#1 +2858 clk cpu0 R cpsr 800003c9 +2859 clk cpu0 IT (2823) 00092bd8:000010092bd8_NS 54000041 O EL2h_n : B.NE 0x92be0 +2860 clk cpu0 IT (2824) 00092be0:000010092be0_NS 2a1f03fb O EL2h_n : MOV w27,wzr +2860 clk cpu0 R X27 0000000000000000 +2861 clk cpu0 IT (2825) 00092be4:000010092be4_NS aa1403fc O EL2h_n : MOV x28,x20 +2861 clk cpu0 R X28 000000000004DC60 +2862 clk cpu0 IT (2826) 00092be8:000010092be8_NS 128000e8 O EL2h_n : MOV w8,#0xfffffff8 +2862 clk cpu0 R X8 00000000FFFFFFF8 +2863 clk cpu0 IT (2827) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2863 clk cpu0 R cpsr 000003c9 +2863 clk cpu0 R X9 0000000000000036 +2864 clk cpu0 IS (2828) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2865 clk cpu0 IT (2829) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2865 clk cpu0 R cpsr 200003c9 +2866 clk cpu0 IS (2830) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2867 clk cpu0 IT (2831) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2867 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2867 clk cpu0 R X9 0000000013000000 +2867 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0161 ALLOC 0x000010092c00_NS +2867 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b01 ALLOC 0x000010092c00_NS +2868 clk cpu0 IT (2832) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2868 clk cpu0 R cpsr 800003c9 +2868 clk cpu0 R X8 00000000FFFFFFF9 +2869 clk cpu0 IT (2833) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2869 clk cpu0 MW1 13000000:000013000000_NS 36 +2870 clk cpu0 IT (2834) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2870 clk cpu0 R X0 0075746573202934 +2871 clk cpu0 IT (2835) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2872 clk cpu0 IT (2836) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2872 clk cpu0 R cpsr 000003c9 +2872 clk cpu0 R X9 0000000000000034 +2873 clk cpu0 IS (2837) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2874 clk cpu0 IT (2838) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2874 clk cpu0 R cpsr 200003c9 +2875 clk cpu0 IS (2839) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2876 clk cpu0 IT (2840) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2876 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2876 clk cpu0 R X9 0000000013000000 +2877 clk cpu0 IT (2841) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2877 clk cpu0 R cpsr 800003c9 +2877 clk cpu0 R X8 00000000FFFFFFFA +2878 clk cpu0 IT (2842) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2878 clk cpu0 MW1 13000000:000013000000_NS 34 +2879 clk cpu0 IT (2843) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2879 clk cpu0 R X0 0000757465732029 +2880 clk cpu0 IT (2844) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2881 clk cpu0 IT (2845) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2881 clk cpu0 R cpsr 000003c9 +2881 clk cpu0 R X9 0000000000000029 +2882 clk cpu0 IS (2846) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2883 clk cpu0 IT (2847) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2883 clk cpu0 R cpsr 200003c9 +2884 clk cpu0 IS (2848) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2885 clk cpu0 IT (2849) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2885 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2885 clk cpu0 R X9 0000000013000000 +2886 clk cpu0 IT (2850) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2886 clk cpu0 R cpsr 800003c9 +2886 clk cpu0 R X8 00000000FFFFFFFB +2887 clk cpu0 IT (2851) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2887 clk cpu0 MW1 13000000:000013000000_NS 29 +2888 clk cpu0 IT (2852) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2888 clk cpu0 R X0 0000007574657320 +2889 clk cpu0 IT (2853) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2890 clk cpu0 IT (2854) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2890 clk cpu0 R cpsr 000003c9 +2890 clk cpu0 R X9 0000000000000020 +2891 clk cpu0 IS (2855) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2892 clk cpu0 IT (2856) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2892 clk cpu0 R cpsr 800003c9 +2893 clk cpu0 IS (2857) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2894 clk cpu0 IT (2858) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2894 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2894 clk cpu0 R X9 0000000013000000 +2895 clk cpu0 IT (2859) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2895 clk cpu0 R cpsr 800003c9 +2895 clk cpu0 R X8 00000000FFFFFFFC +2896 clk cpu0 IT (2860) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2896 clk cpu0 MW1 13000000:000013000000_NS 20 +2897 clk cpu0 IT (2861) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2897 clk cpu0 R X0 0000000075746573 +2898 clk cpu0 IT (2862) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2899 clk cpu0 IT (2863) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2899 clk cpu0 R cpsr 000003c9 +2899 clk cpu0 R X9 0000000000000073 +2900 clk cpu0 IS (2864) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2901 clk cpu0 IT (2865) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2901 clk cpu0 R cpsr 200003c9 +2902 clk cpu0 IS (2866) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2903 clk cpu0 IT (2867) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2903 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2903 clk cpu0 R X9 0000000013000000 +2904 clk cpu0 IT (2868) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2904 clk cpu0 R cpsr 800003c9 +2904 clk cpu0 R X8 00000000FFFFFFFD +2905 clk cpu0 IT (2869) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2905 clk cpu0 MW1 13000000:000013000000_NS 73 +2906 clk cpu0 IT (2870) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2906 clk cpu0 R X0 0000000000757465 +2907 clk cpu0 IT (2871) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2908 clk cpu0 IT (2872) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2908 clk cpu0 R cpsr 000003c9 +2908 clk cpu0 R X9 0000000000000065 +2909 clk cpu0 IS (2873) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2910 clk cpu0 IT (2874) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2910 clk cpu0 R cpsr 200003c9 +2911 clk cpu0 IS (2875) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2912 clk cpu0 IT (2876) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2912 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2912 clk cpu0 R X9 0000000013000000 +2913 clk cpu0 IT (2877) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2913 clk cpu0 R cpsr 800003c9 +2913 clk cpu0 R X8 00000000FFFFFFFE +2914 clk cpu0 IT (2878) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2914 clk cpu0 MW1 13000000:000013000000_NS 65 +2915 clk cpu0 IT (2879) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2915 clk cpu0 R X0 0000000000007574 +2916 clk cpu0 IT (2880) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2917 clk cpu0 IT (2881) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2917 clk cpu0 R cpsr 000003c9 +2917 clk cpu0 R X9 0000000000000074 +2918 clk cpu0 IS (2882) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2919 clk cpu0 IT (2883) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2919 clk cpu0 R cpsr 200003c9 +2920 clk cpu0 IS (2884) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2921 clk cpu0 IT (2885) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2921 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2921 clk cpu0 R X9 0000000013000000 +2922 clk cpu0 IT (2886) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2922 clk cpu0 R cpsr 800003c9 +2922 clk cpu0 R X8 00000000FFFFFFFF +2923 clk cpu0 IT (2887) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2923 clk cpu0 MW1 13000000:000013000000_NS 74 +2924 clk cpu0 IT (2888) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2924 clk cpu0 R X0 0000000000000075 +2925 clk cpu0 IT (2889) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2926 clk cpu0 IT (2890) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2926 clk cpu0 R cpsr 000003c9 +2926 clk cpu0 R X9 0000000000000075 +2927 clk cpu0 IS (2891) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2928 clk cpu0 IT (2892) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2928 clk cpu0 R cpsr 200003c9 +2929 clk cpu0 IS (2893) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2930 clk cpu0 IT (2894) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2930 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2930 clk cpu0 R X9 0000000013000000 +2931 clk cpu0 IT (2895) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2931 clk cpu0 R cpsr 600003c9 +2931 clk cpu0 R X8 0000000000000000 +2932 clk cpu0 IT (2896) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2932 clk cpu0 MW1 13000000:000013000000_NS 75 +2933 clk cpu0 IT (2897) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2933 clk cpu0 R X0 0000000000000000 +2934 clk cpu0 IS (2898) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2935 clk cpu0 IT (2899) 00092c10:000010092c10_NS f8408f80 O EL2h_n : LDR x0,[x28,#8]! +2935 clk cpu0 MR8 0004dc68:00001004dc68_NS 656c706d_6f632070 +2935 clk cpu0 R X0 656C706D6F632070 +2935 clk cpu0 R X28 000000000004DC68 +2936 clk cpu0 IT (2900) 00092c14:000010092c14_NS b948fb09 O EL2h_n : LDR w9,[x24,#0x8f8] +2936 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +2936 clk cpu0 R X9 0000000000000000 +2937 clk cpu0 IT (2901) 00092c18:000010092c18_NS 0b080368 O EL2h_n : ADD w8,w27,w8 +2937 clk cpu0 R X8 0000000000000000 +2938 clk cpu0 IT (2902) 00092c1c:000010092c1c_NS 1100211b O EL2h_n : ADD w27,w8,#8 +2938 clk cpu0 R X27 0000000000000008 +2939 clk cpu0 IT (2903) 00092c20:000010092c20_NS 7100053f O EL2h_n : CMP w9,#1 +2939 clk cpu0 R cpsr 800003c9 +2940 clk cpu0 IT (2904) 00092c24:000010092c24_NS 54fffe21 O EL2h_n : B.NE 0x92be8 +2941 clk cpu0 IT (2905) 00092be8:000010092be8_NS 128000e8 O EL2h_n : MOV w8,#0xfffffff8 +2941 clk cpu0 R X8 00000000FFFFFFF8 +2942 clk cpu0 IT (2906) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2942 clk cpu0 R cpsr 000003c9 +2942 clk cpu0 R X9 0000000000000070 +2943 clk cpu0 IS (2907) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2944 clk cpu0 IT (2908) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2944 clk cpu0 R cpsr 200003c9 +2945 clk cpu0 IS (2909) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2946 clk cpu0 IT (2910) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2946 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2946 clk cpu0 R X9 0000000013000000 +2947 clk cpu0 IT (2911) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2947 clk cpu0 R cpsr 800003c9 +2947 clk cpu0 R X8 00000000FFFFFFF9 +2948 clk cpu0 IT (2912) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2948 clk cpu0 MW1 13000000:000013000000_NS 70 +2949 clk cpu0 IT (2913) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2949 clk cpu0 R X0 00656C706D6F6320 +2950 clk cpu0 IT (2914) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2951 clk cpu0 IT (2915) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2951 clk cpu0 R cpsr 000003c9 +2951 clk cpu0 R X9 0000000000000020 +2952 clk cpu0 IS (2916) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2953 clk cpu0 IT (2917) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2953 clk cpu0 R cpsr 800003c9 +2954 clk cpu0 IS (2918) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2955 clk cpu0 IT (2919) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2955 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2955 clk cpu0 R X9 0000000013000000 +2956 clk cpu0 IT (2920) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2956 clk cpu0 R cpsr 800003c9 +2956 clk cpu0 R X8 00000000FFFFFFFA +2957 clk cpu0 IT (2921) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2957 clk cpu0 MW1 13000000:000013000000_NS 20 +2958 clk cpu0 IT (2922) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2958 clk cpu0 R X0 0000656C706D6F63 +2959 clk cpu0 IT (2923) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2960 clk cpu0 IT (2924) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2960 clk cpu0 R cpsr 000003c9 +2960 clk cpu0 R X9 0000000000000063 +2961 clk cpu0 IS (2925) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2962 clk cpu0 IT (2926) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2962 clk cpu0 R cpsr 200003c9 +2963 clk cpu0 IS (2927) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2964 clk cpu0 IT (2928) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2964 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2964 clk cpu0 R X9 0000000013000000 +2965 clk cpu0 IT (2929) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2965 clk cpu0 R cpsr 800003c9 +2965 clk cpu0 R X8 00000000FFFFFFFB +2966 clk cpu0 IT (2930) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2966 clk cpu0 MW1 13000000:000013000000_NS 63 +2967 clk cpu0 IT (2931) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2967 clk cpu0 R X0 000000656C706D6F +2968 clk cpu0 IT (2932) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2969 clk cpu0 IT (2933) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2969 clk cpu0 R cpsr 000003c9 +2969 clk cpu0 R X9 000000000000006F +2970 clk cpu0 IS (2934) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2971 clk cpu0 IT (2935) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2971 clk cpu0 R cpsr 200003c9 +2972 clk cpu0 IS (2936) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2973 clk cpu0 IT (2937) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2973 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2973 clk cpu0 R X9 0000000013000000 +2974 clk cpu0 IT (2938) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2974 clk cpu0 R cpsr 800003c9 +2974 clk cpu0 R X8 00000000FFFFFFFC +2975 clk cpu0 IT (2939) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2975 clk cpu0 MW1 13000000:000013000000_NS 6f +2976 clk cpu0 IT (2940) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2976 clk cpu0 R X0 00000000656C706D +2977 clk cpu0 IT (2941) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2978 clk cpu0 IT (2942) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2978 clk cpu0 R cpsr 000003c9 +2978 clk cpu0 R X9 000000000000006D +2979 clk cpu0 IS (2943) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2980 clk cpu0 IT (2944) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2980 clk cpu0 R cpsr 200003c9 +2981 clk cpu0 IS (2945) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2982 clk cpu0 IT (2946) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2982 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2982 clk cpu0 R X9 0000000013000000 +2983 clk cpu0 IT (2947) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2983 clk cpu0 R cpsr 800003c9 +2983 clk cpu0 R X8 00000000FFFFFFFD +2984 clk cpu0 IT (2948) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2984 clk cpu0 MW1 13000000:000013000000_NS 6d +2985 clk cpu0 IT (2949) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2985 clk cpu0 R X0 0000000000656C70 +2986 clk cpu0 IT (2950) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2987 clk cpu0 IT (2951) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2987 clk cpu0 R cpsr 000003c9 +2987 clk cpu0 R X9 0000000000000070 +2988 clk cpu0 IS (2952) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2989 clk cpu0 IT (2953) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2989 clk cpu0 R cpsr 200003c9 +2990 clk cpu0 IS (2954) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +2991 clk cpu0 IT (2955) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +2991 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +2991 clk cpu0 R X9 0000000013000000 +2992 clk cpu0 IT (2956) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +2992 clk cpu0 R cpsr 800003c9 +2992 clk cpu0 R X8 00000000FFFFFFFE +2993 clk cpu0 IT (2957) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +2993 clk cpu0 MW1 13000000:000013000000_NS 70 +2994 clk cpu0 IT (2958) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +2994 clk cpu0 R X0 000000000000656C +2995 clk cpu0 IT (2959) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +2996 clk cpu0 IT (2960) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +2996 clk cpu0 R cpsr 000003c9 +2996 clk cpu0 R X9 000000000000006C +2997 clk cpu0 IS (2961) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +2998 clk cpu0 IT (2962) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +2998 clk cpu0 R cpsr 200003c9 +2999 clk cpu0 IS (2963) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3000 clk cpu0 IT (2964) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3000 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3000 clk cpu0 R X9 0000000013000000 +3001 clk cpu0 IT (2965) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3001 clk cpu0 R cpsr 800003c9 +3001 clk cpu0 R X8 00000000FFFFFFFF +3002 clk cpu0 IT (2966) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3002 clk cpu0 MW1 13000000:000013000000_NS 6c +3003 clk cpu0 IT (2967) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3003 clk cpu0 R X0 0000000000000065 +3004 clk cpu0 IT (2968) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3005 clk cpu0 IT (2969) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3005 clk cpu0 R cpsr 000003c9 +3005 clk cpu0 R X9 0000000000000065 +3006 clk cpu0 IS (2970) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3007 clk cpu0 IT (2971) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +3007 clk cpu0 R cpsr 200003c9 +3008 clk cpu0 IS (2972) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3009 clk cpu0 IT (2973) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3009 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3009 clk cpu0 R X9 0000000013000000 +3010 clk cpu0 IT (2974) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3010 clk cpu0 R cpsr 600003c9 +3010 clk cpu0 R X8 0000000000000000 +3011 clk cpu0 IT (2975) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3011 clk cpu0 MW1 13000000:000013000000_NS 65 +3012 clk cpu0 IT (2976) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3012 clk cpu0 R X0 0000000000000000 +3013 clk cpu0 IS (2977) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3014 clk cpu0 IT (2978) 00092c10:000010092c10_NS f8408f80 O EL2h_n : LDR x0,[x28,#8]! +3014 clk cpu0 MR8 0004dc70:00001004dc70_NS 656e5500_0a646574 +3014 clk cpu0 R X0 656E55000A646574 +3014 clk cpu0 R X28 000000000004DC70 +3015 clk cpu0 IT (2979) 00092c14:000010092c14_NS b948fb09 O EL2h_n : LDR w9,[x24,#0x8f8] +3015 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +3015 clk cpu0 R X9 0000000000000000 +3016 clk cpu0 IT (2980) 00092c18:000010092c18_NS 0b080368 O EL2h_n : ADD w8,w27,w8 +3016 clk cpu0 R X8 0000000000000008 +3017 clk cpu0 IT (2981) 00092c1c:000010092c1c_NS 1100211b O EL2h_n : ADD w27,w8,#8 +3017 clk cpu0 R X27 0000000000000010 +3018 clk cpu0 IT (2982) 00092c20:000010092c20_NS 7100053f O EL2h_n : CMP w9,#1 +3018 clk cpu0 R cpsr 800003c9 +3019 clk cpu0 IT (2983) 00092c24:000010092c24_NS 54fffe21 O EL2h_n : B.NE 0x92be8 +3020 clk cpu0 IT (2984) 00092be8:000010092be8_NS 128000e8 O EL2h_n : MOV w8,#0xfffffff8 +3020 clk cpu0 R X8 00000000FFFFFFF8 +3021 clk cpu0 IT (2985) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3021 clk cpu0 R cpsr 000003c9 +3021 clk cpu0 R X9 0000000000000074 +3022 clk cpu0 IS (2986) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3023 clk cpu0 IT (2987) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +3023 clk cpu0 R cpsr 200003c9 +3024 clk cpu0 IS (2988) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3025 clk cpu0 IT (2989) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3025 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3025 clk cpu0 R X9 0000000013000000 +3026 clk cpu0 IT (2990) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3026 clk cpu0 R cpsr 800003c9 +3026 clk cpu0 R X8 00000000FFFFFFF9 +3027 clk cpu0 IT (2991) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3027 clk cpu0 MW1 13000000:000013000000_NS 74 +3028 clk cpu0 IT (2992) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3028 clk cpu0 R X0 00656E55000A6465 +3029 clk cpu0 IT (2993) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3030 clk cpu0 IT (2994) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3030 clk cpu0 R cpsr 000003c9 +3030 clk cpu0 R X9 0000000000000065 +3031 clk cpu0 IS (2995) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3032 clk cpu0 IT (2996) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +3032 clk cpu0 R cpsr 200003c9 +3033 clk cpu0 IS (2997) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3034 clk cpu0 IT (2998) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3034 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3034 clk cpu0 R X9 0000000013000000 +3035 clk cpu0 IT (2999) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3035 clk cpu0 R cpsr 800003c9 +3035 clk cpu0 R X8 00000000FFFFFFFA +3036 clk cpu0 IT (3000) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3036 clk cpu0 MW1 13000000:000013000000_NS 65 +3037 clk cpu0 IT (3001) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3037 clk cpu0 R X0 0000656E55000A64 +3038 clk cpu0 IT (3002) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3039 clk cpu0 IT (3003) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3039 clk cpu0 R cpsr 000003c9 +3039 clk cpu0 R X9 0000000000000064 +3040 clk cpu0 IS (3004) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3041 clk cpu0 IT (3005) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +3041 clk cpu0 R cpsr 200003c9 +3042 clk cpu0 IS (3006) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3043 clk cpu0 IT (3007) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3043 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3043 clk cpu0 R X9 0000000013000000 +3044 clk cpu0 IT (3008) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3044 clk cpu0 R cpsr 800003c9 +3044 clk cpu0 R X8 00000000FFFFFFFB +3045 clk cpu0 IT (3009) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3045 clk cpu0 MW1 13000000:000013000000_NS 64 +3046 clk cpu0 IT (3010) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3046 clk cpu0 R X0 000000656E55000A +3047 clk cpu0 IT (3011) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3048 clk cpu0 IT (3012) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3048 clk cpu0 R cpsr 000003c9 +3048 clk cpu0 R X9 000000000000000A +3049 clk cpu0 IS (3013) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3050 clk cpu0 IT (3014) 00092bf4:000010092bf4_NS 7100953f O EL2h_n : CMP w9,#0x25 +3050 clk cpu0 R cpsr 800003c9 +3051 clk cpu0 IS (3015) 00092bf8:000010092bf8_NS 540004e0 O EL2h_n : B.EQ 0x92c94 +3052 clk cpu0 IT (3016) 00092bfc:000010092bfc_NS f9407329 O EL2h_n : LDR x9,[x25,#0xe0] +3052 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +3052 clk cpu0 R X9 0000000013000000 +3053 clk cpu0 IT (3017) 00092c00:000010092c00_NS 31000508 O EL2h_n : ADDS w8,w8,#1 +3053 clk cpu0 R cpsr 800003c9 +3053 clk cpu0 R X8 00000000FFFFFFFC +TUBE CPU0: EL2(64) setup completed +3054 clk cpu0 IT (3018) 00092c04:000010092c04_NS 39000120 O EL2h_n : STRB w0,[x9,#0] +3054 clk cpu0 MW1 13000000:000013000000_NS 0a +3055 clk cpu0 IT (3019) 00092c08:000010092c08_NS d348fc00 O EL2h_n : LSR x0,x0,#8 +3055 clk cpu0 R X0 00000000656E5500 +3056 clk cpu0 IT (3020) 00092c0c:000010092c0c_NS 54ffff03 O EL2h_n : B.CC 0x92bec +3057 clk cpu0 IT (3021) 00092bec:000010092bec_NS 72001c09 O EL2h_n : ANDS w9,w0,#0xff +3057 clk cpu0 R cpsr 400003c9 +3057 clk cpu0 R X9 0000000000000000 +3058 clk cpu0 IT (3022) 00092bf0:000010092bf0_NS 54000520 O EL2h_n : B.EQ 0x92c94 +3058 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0165 ALLOC 0x000010092c80_NS +3058 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b21 ALLOC 0x000010092c80_NS +3059 clk cpu0 IT (3023) 00092c94:000010092c94_NS 0b080368 O EL2h_n : ADD w8,w27,w8 +3059 clk cpu0 R X8 000000000000000C +3060 clk cpu0 IT (3024) 00092c98:000010092c98_NS 11001d09 O EL2h_n : ADD w9,w8,#7 +3060 clk cpu0 R X9 0000000000000013 +3061 clk cpu0 IT (3025) 00092c9c:000010092c9c_NS 8b090289 O EL2h_n : ADD x9,x20,x9 +3061 clk cpu0 R X9 000000000004DC73 +3062 clk cpu0 IT (3026) 00092ca0:000010092ca0_NS 3100211f O EL2h_n : CMN w8,#8 +3062 clk cpu0 R cpsr 000003c9 +3063 clk cpu0 IT (3027) 00092ca4:000010092ca4_NS 9a89029b O EL2h_n : CSEL x27,x20,x9,EQ +3063 clk cpu0 R X27 000000000004DC73 +3064 clk cpu0 IT (3028) 00092ca8:000010092ca8_NS 91000774 O EL2h_n : ADD x20,x27,#1 +3064 clk cpu0 R X20 000000000004DC74 +3065 clk cpu0 IT (3029) 00092cac:000010092cac_NS 17ffffc2 O EL2h_n : B 0x92bb4 +3066 clk cpu0 IT (3030) 00092bb4:000010092bb4_NS 39400288 O EL2h_n : LDRB w8,[x20,#0] +3066 clk cpu0 MR1 0004dc74:00001004dc74_NS 00 +3066 clk cpu0 R X8 0000000000000000 +3067 clk cpu0 IT (3031) 00092bb8:000010092bb8_NS 7100951f O EL2h_n : CMP w8,#0x25 +3067 clk cpu0 R cpsr 800003c9 +3068 clk cpu0 IS (3032) 00092bbc:000010092bbc_NS 540003a0 O EL2h_n : B.EQ 0x92c30 +3069 clk cpu0 IT (3033) 00092bc0:000010092bc0_NS 34001ec8 O EL2h_n : CBZ w8,0x92f98 +3069 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017d ALLOC 0x000010092f80_NS +3069 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0be1 ALLOC 0x000010092f80_NS +3070 clk cpu0 IT (3034) 00092f98:000010092f98_NS d5033f9f O EL2h_n : DSB SY +3071 clk cpu0 IT (3035) 00092f9c:000010092f9c_NS a9497bf3 O EL2h_n : LDP x19,x30,[sp,#0x90] +3071 clk cpu0 MR8 0383c220:00001083c220_NS 00000000_0004dc5c +3071 clk cpu0 MR8 0383c228:00001083c228_NS 00000000_0009c560 +3071 clk cpu0 R X19 000000000004DC5C +3071 clk cpu0 R X30 000000000009C560 +3072 clk cpu0 IT (3036) 00092fa0:000010092fa0_NS a94853f5 O EL2h_n : LDP x21,x20,[sp,#0x80] +3072 clk cpu0 MR8 0383c210:00001083c210_NS 00000000_00000000 +3072 clk cpu0 MR8 0383c218:00001083c218_NS 00000000_03008528 +3072 clk cpu0 R X20 0000000003008528 +3072 clk cpu0 R X21 0000000000000000 +3073 clk cpu0 IT (3037) 00092fa4:000010092fa4_NS a9475bf7 O EL2h_n : LDP x23,x22,[sp,#0x70] +3073 clk cpu0 MR8 0383c200:00001083c200_NS 00000000_00000000 +3073 clk cpu0 MR8 0383c208:00001083c208_NS 00000000_00003fff +3073 clk cpu0 R X22 0000000000003FFF +3073 clk cpu0 R X23 0000000000000000 +3074 clk cpu0 IT (3038) 00092fa8:000010092fa8_NS a94663f9 O EL2h_n : LDP x25,x24,[sp,#0x60] +3074 clk cpu0 MR8 0383c1f0:00001083c1f0_NS 00000000_00000000 +3074 clk cpu0 MR8 0383c1f8:00001083c1f8_NS 00000000_00000000 +3074 clk cpu0 R X24 0000000000000000 +3074 clk cpu0 R X25 0000000000000000 +3075 clk cpu0 IT (3039) 00092fac:000010092fac_NS a9456bfb O EL2h_n : LDP x27,x26,[sp,#0x50] +3075 clk cpu0 MR8 0383c1e0:00001083c1e0_NS 00000000_00000000 +3075 clk cpu0 MR8 0383c1e8:00001083c1e8_NS 00000000_00000000 +3075 clk cpu0 R X26 0000000000000000 +3075 clk cpu0 R X27 0000000000000000 +3076 clk cpu0 IT (3040) 00092fb0:000010092fb0_NS f94023fc O EL2h_n : LDR x28,[sp,#0x40] +3076 clk cpu0 MR8 0383c1d0:00001083c1d0_NS 00000000_00000000 +3076 clk cpu0 R X28 0000000000000000 +3077 clk cpu0 IT (3041) 00092fb4:000010092fb4_NS 910283ff O EL2h_n : ADD sp,sp,#0xa0 +3077 clk cpu0 R SP_EL2 000000000383C230 +3078 clk cpu0 IT (3042) 00092fb8:000010092fb8_NS d65f03c0 O EL2h_n : RET +3079 clk cpu0 IT (3043) 0009c560:00001009c560_NS 52800020 O EL2h_n : MOV w0,#1 +3079 clk cpu0 R X0 0000000000000001 +3080 clk cpu0 IT (3044) 0009c564:00001009c564_NS 2a1503e1 O EL2h_n : MOV w1,w21 +3080 clk cpu0 R X1 0000000000000000 +3081 clk cpu0 IT (3045) 0009c568:00001009c568_NS 2a1f03e2 O EL2h_n : MOV w2,wzr +3081 clk cpu0 R X2 0000000000000000 +3082 clk cpu0 IT (3046) 0009c56c:00001009c56c_NS d503201f O EL2h_n : NOP +3083 clk cpu0 IT (3047) 0009c570:00001009c570_NS d5033f9f O EL2h_n : DSB SY +3084 clk cpu0 IT (3048) 0009c574:00001009c574_NS aa1403e0 O EL2h_n : MOV x0,x20 +3084 clk cpu0 R X0 0000000003008528 +3085 clk cpu0 IT (3049) 0009c578:00001009c578_NS 97fffd30 O EL2h_n : BL 0x9ba38 +3085 clk cpu0 R X30 000000000009C57C +3086 clk cpu0 IT (3050) 0009ba38:00001009ba38_NS d5033fbf O EL2h_n : DMB SY +3087 clk cpu0 IT (3051) 0009ba3c:00001009ba3c_NS f0030bc8 O EL2h_n : ADRP x8,0x6216a3c +3087 clk cpu0 R X8 0000000006216000 +3088 clk cpu0 IT (3052) 0009ba40:00001009ba40_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +3088 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3088 clk cpu0 R X8 0000000000000001 +3089 clk cpu0 IT (3053) 0009ba44:00001009ba44_NS 7100091f O EL2h_n : CMP w8,#2 +3089 clk cpu0 R cpsr 800003c9 +3090 clk cpu0 IT (3054) 0009ba48:00001009ba48_NS 54000083 O EL2h_n : B.CC 0x9ba58 +3091 clk cpu0 IT (3055) 0009ba58:00001009ba58_NS d65f03c0 O EL2h_n : RET +3092 clk cpu0 IT (3056) 0009c57c:00001009c57c_NS a9487bf3 O EL2h_n : LDP x19,x30,[sp,#0x80] +3092 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00020c48 +3092 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_00096a54 +3092 clk cpu0 R X19 0000000000020C48 +3092 clk cpu0 R X30 0000000000096A54 +3092 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002c INVAL 0x000010094580 +3092 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002c ALLOC 0x00001009c580_NS +3092 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1162 ALLOC 0x00001009c580_NS +3093 clk cpu0 IT (3057) 0009c580:00001009c580_NS a94753f5 O EL2h_n : LDP x21,x20,[sp,#0x70] +3093 clk cpu0 MR8 0383c2a0:00001083c2a0_NS 00000000_10420000 +3093 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_80858510 +3093 clk cpu0 R X20 0000000080858510 +3093 clk cpu0 R X21 0000000010420000 +3094 clk cpu0 IT (3058) 0009c584:00001009c584_NS 910243ff O EL2h_n : ADD sp,sp,#0x90 +3094 clk cpu0 R SP_EL2 000000000383C2C0 +3095 clk cpu0 IT (3059) 0009c588:00001009c588_NS d65f03c0 O EL2h_n : RET +3096 clk cpu0 IT (3060) 00096a54:000010096a54_NS f84107fe O EL2h_n : LDR x30,[sp],#0x10 +3096 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00020cb8 +3096 clk cpu0 R SP_EL2 000000000383C2D0 +3096 clk cpu0 R X30 0000000000020CB8 +3097 clk cpu0 IT (3061) 00096a58:000010096a58_NS 17fff47d O EL2h_n : B 0x93c4c +3097 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01e2 ALLOC 0x000010093c40_NS +3097 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f10 ALLOC 0x000010093c40_NS +3098 clk cpu0 IT (3062) 00093c4c:000010093c4c_NS a9ba6ffc O EL2h_n : STP x28,x27,[sp,#-0x60]! +3098 clk cpu0 MW8 0383c270:00001083c270_NS 00000000_00000000 +3098 clk cpu0 MW8 0383c278:00001083c278_NS 00000000_00000000 +3098 clk cpu0 R SP_EL2 000000000383C270 +3099 clk cpu0 IT (3063) 00093c50:000010093c50_NS a90167fa O EL2h_n : STP x26,x25,[sp,#0x10] +3099 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_00000000 +3099 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_00000000 +3100 clk cpu0 IT (3064) 00093c54:000010093c54_NS a9025ff8 O EL2h_n : STP x24,x23,[sp,#0x20] +3100 clk cpu0 MW8 0383c290:00001083c290_NS 00000000_00000000 +3100 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_00000000 +3101 clk cpu0 IT (3065) 00093c58:000010093c58_NS a90357f6 O EL2h_n : STP x22,x21,[sp,#0x30] +3101 clk cpu0 MW8 0383c2a0:00001083c2a0_NS 00000000_00003fff +3101 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_10420000 +3102 clk cpu0 IT (3066) 00093c5c:000010093c5c_NS a9044ff4 O EL2h_n : STP x20,x19,[sp,#0x40] +3102 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_80858510 +3102 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_00020c48 +3103 clk cpu0 IT (3067) 00093c60:000010093c60_NS a9057bfd O EL2h_n : STP x29,x30,[sp,#0x50] +3103 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00000000 +3103 clk cpu0 MW8 0383c2c8:00001083c2c8_NS 00000000_00020cb8 +3104 clk cpu0 IT (3068) 00093c64:000010093c64_NS 94004d7f O EL2h_n : BL 0xa7260 +3104 clk cpu0 R X30 0000000000093C68 +3105 clk cpu0 IT (3069) 000a7260:0000100a7260_NS d53bd060 O EL2h_n : MRS x0,TPIDRRO_EL0 +3105 clk cpu0 R X0 0000000000000000 +3106 clk cpu0 IT (3070) 000a7264:0000100a7264_NS d61f03c0 O EL2h_n : BR x30 +3106 clk cpu0 R cpsr 800007c9 +3107 clk cpu0 IT (3071) 00093c68:000010093c68_NS 900000b4 O EL2h_n : ADRP x20,0xa7c68 +3107 clk cpu0 R cpsr 800003c9 +3107 clk cpu0 R X20 00000000000A7000 +3108 clk cpu0 IT (3072) 00093c6c:000010093c6c_NS f9462a94 O EL2h_n : LDR x20,[x20,#0xc50] +3108 clk cpu0 MR8 000a7c50:0000100a7c50_NS 00000000_03000080 +3108 clk cpu0 R X20 0000000003000080 +3108 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e3 ALLOC 0x0000100a7c40_NS +3108 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f11 ALLOC 0x0000100a7c40_NS +3109 clk cpu0 IT (3073) 00093c70:000010093c70_NS 2a0003f3 O EL2h_n : MOV w19,w0 +3109 clk cpu0 R X19 0000000000000000 +3110 clk cpu0 IT (3074) 00093c74:000010093c74_NS b9401688 O EL2h_n : LDR w8,[x20,#0x14] +3110 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +3110 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +3110 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +3110 clk cpu0 TTW DTLB LPAE 1:3 000070482000 0000000000800463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000800000 +3110 clk cpu0 MR4 03000094:000000800094_NS 00000001 +3110 clk cpu0 R X8 0000000000000001 +3110 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03000000_NS EL2_n, nG asid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3110 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03000000_NS EL2_n, nG asid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3110 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702c0000_NS +3110 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +3110 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x00002c1b2000 +3110 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000070482000_NS +3110 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0803 ALLOC 0x000070482000_NS +3111 clk cpu0 IT (3075) 00093c78:000010093c78_NS 340000a0 O EL2h_n : CBZ w0,0x93c8c +3111 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01e4 ALLOC 0x000010093c80_NS +3111 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f20 ALLOC 0x000010093c80_NS +3112 clk cpu0 IS (3076) 00093c8c:000010093c8c_NS 34001068 O EL2h_n : CBZ w8,0x93e98 +3113 clk cpu0 IT (3077) 00093c90:000010093c90_NS 900000b9 O EL2h_n : ADRP x25,0xa7c90 +3113 clk cpu0 R X25 00000000000A7000 +3114 clk cpu0 IT (3078) 00093c94:000010093c94_NS f9465f39 O EL2h_n : LDR x25,[x25,#0xcb8] +3114 clk cpu0 MR8 000a7cb8:0000100a7cb8_NS 00000000_00020cf0 +3114 clk cpu0 R X25 0000000000020CF0 +3114 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e4 ALLOC 0x0000100a7c80_NS +3114 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f20 ALLOC 0x0000100a7c80_NS +3115 clk cpu0 IT (3079) 00093c98:000010093c98_NS b001bbf7 O EL2h_n : ADRP x23,0x3810c98 +3115 clk cpu0 R X23 0000000003810000 +3116 clk cpu0 IT (3080) 00093c9c:000010093c9c_NS b0017b78 O EL2h_n : ADRP x24,0x3000c9c +3116 clk cpu0 R X24 0000000003000000 +3117 clk cpu0 IT (3081) 00093ca0:000010093ca0_NS 5280121a O EL2h_n : MOV w26,#0x90 +3117 clk cpu0 R X26 0000000000000090 +3118 clk cpu0 IT (3082) 00093ca4:000010093ca4_NS 5281051b O EL2h_n : MOV w27,#0x828 +3118 clk cpu0 R X27 0000000000000828 +3119 clk cpu0 IT (3083) 00093ca8:000010093ca8_NS 5281071c O EL2h_n : MOV w28,#0x838 +3119 clk cpu0 R X28 0000000000000838 +3120 clk cpu0 IT (3084) 00093cac:000010093cac_NS 2a1f03f5 O EL2h_n : MOV w21,wzr +3120 clk cpu0 R X21 0000000000000000 +3121 clk cpu0 IT (3085) 00093cb0:000010093cb0_NS aa1f03f6 O EL2h_n : MOV x22,xzr +3121 clk cpu0 R X22 0000000000000000 +3122 clk cpu0 IT (3086) 00093cb4:000010093cb4_NS 910102f7 O EL2h_n : ADD x23,x23,#0x40 +3122 clk cpu0 R X23 0000000003810040 +3123 clk cpu0 IT (3087) 00093cb8:000010093cb8_NS 91002318 O EL2h_n : ADD x24,x24,#8 +3123 clk cpu0 R X24 0000000003000008 +3124 clk cpu0 IT (3088) 00093cbc:000010093cbc_NS 72a000ba O EL2h_n : MOVK w26,#5,LSL #16 +3124 clk cpu0 R X26 0000000000050090 +3124 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01e6 ALLOC 0x000010093cc0_NS +3124 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f30 ALLOC 0x000010093cc0_NS +3125 clk cpu0 IT (3089) 00093cc0:000010093cc0_NS 72a018bb O EL2h_n : MOVK w27,#0xc5,LSL #16 +3125 clk cpu0 R X27 0000000000C50828 +3126 clk cpu0 IT (3090) 00093cc4:000010093cc4_NS 72a618bc O EL2h_n : MOVK w28,#0x30c5,LSL #16 +3126 clk cpu0 R X28 0000000030C50838 +3127 clk cpu0 IT (3091) 00093cc8:000010093cc8_NS 14000017 O EL2h_n : B 0x93d24 +3127 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01e8 ALLOC 0x000010093d00_NS +3127 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f40 ALLOC 0x000010093d00_NS +3128 clk cpu0 IT (3092) 00093d24:000010093d24_NS f8755b3d O EL2h_n : LDR x29,[x25,w21,UXTW #3] +3128 clk cpu0 MR8 00020cf0:000010020cf0_NS 00000000_00000000 +3128 clk cpu0 R X29 0000000000000000 +3128 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0066 ALLOC 0x000010020cc0_NS +3128 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0331 ALLOC 0x000010020cc0_NS +3129 clk cpu0 IT (3093) 00093d28:000010093d28_NS f9001aff O EL2h_n : STR xzr,[x23,#0x30] +3129 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +3129 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +3129 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +3129 clk cpu0 TTW DTLB LPAE 1:3 000070483020 0000000010810423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010810000 +3129 clk cpu0 MW8 03810070:000010810070_NS 00000000_00000000 +3129 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03810000_NS EL2_n, nG asid=0:0x0010810000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3129 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03810000_NS EL2_n, nG asid=0:0x0010810000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702c0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702c0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0180 ALLOC 0x000070483000_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x00001004c040_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000010810040_NS +3129 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 DIRTY 0x000010810040_NS +3129 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c00 ALLOC 0x000070483000_NS +3129 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010810040_NS +3129 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010810040_NS +3130 clk cpu0 IT (3094) 00093d2c:000010093d2c_NS b90002ff O EL2h_n : STR wzr,[x23,#0] +3130 clk cpu0 MW4 03810040:000010810040_NS 00000000 +3131 clk cpu0 IT (3095) 00093d30:000010093d30_NS 94002d22 O EL2h_n : BL 0x9f1b8 +3131 clk cpu0 R X30 0000000000093D34 +3131 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018d ALLOC 0x00001009f180_NS +3131 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c61 ALLOC 0x00001009f180_NS +3132 clk cpu0 IT (3096) 0009f1b8:00001009f1b8_NS d53c1100 O EL2h_n : MRS x0,HCR_EL2 +3132 clk cpu0 R X0 0000000080000000 +3133 clk cpu0 IT (3097) 0009f1bc:00001009f1bc_NS d65f03c0 O EL2h_n : RET +3134 clk cpu0 IT (3098) 00093d34:000010093d34_NS b400013d O EL2h_n : CBZ x29,0x93d58 +3134 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ea ALLOC 0x000010093d40_NS +3134 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f50 ALLOC 0x000010093d40_NS +3135 clk cpu0 IT (3099) 00093d58:000010093d58_NS 927ff800 O EL2h_n : AND x0,x0,#0xfffffffffffffffe +3135 clk cpu0 R X0 0000000080000000 +3136 clk cpu0 IT (3100) 00093d5c:000010093d5c_NS 94002d47 O EL2h_n : BL 0x9f278 +3136 clk cpu0 R X30 0000000000093D60 +3136 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0193 INVAL 0x00001009f240 +3136 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0193 ALLOC 0x00001009f240_NS +3136 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c93 ALLOC 0x00001009f240_NS +3137 clk cpu0 IT (3101) 0009f278:00001009f278_NS d51c1100 O EL2h_n : MSR HCR_EL2,x0 +3137 clk cpu0 R HCR_EL2 00000000:80000000 +3138 clk cpu0 IT (3102) 0009f27c:00001009f27c_NS d5033fdf O EL2h_n : ISB +3138 clk cpu0 R PMBIDR_EL1 00000030 +3138 clk cpu0 R TRBIDR_EL1 000000000000003b +3138 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0195 ALLOC 0x00001009f280_NS +3138 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ca1 ALLOC 0x00001009f280_NS +3139 clk cpu0 IT (3103) 0009f280:00001009f280_NS d65f03c0 O EL2h_n : RET +3140 clk cpu0 IT (3104) 00093d60:000010093d60_NS aa1f03e8 O EL2h_n : MOV x8,xzr +3140 clk cpu0 R X8 0000000000000000 +3141 clk cpu0 IT (3105) 00093d64:000010093d64_NS f81f02fa O EL2h_n : STUR x26,[x23,#-0x10] +3141 clk cpu0 MW8 03810030:000010810030_NS 00000000_00050090 +3141 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +3141 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000010810000_NS +3141 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 DIRTY 0x000010810000_NS +3141 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010810000_NS +3141 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010810000_NS +3142 clk cpu0 IT (3106) 00093d68:000010093d68_NS b85f8309 O EL2h_n : LDUR w9,[x24,#-8] +3142 clk cpu0 MR4 03000000:000000800000_NS 00000000 +3142 clk cpu0 R X9 0000000000000000 +3142 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +3142 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000000800000_NS +3143 clk cpu0 IT (3107) 00093d6c:000010093d6c_NS f81e82e8 O EL2h_n : STUR x8,[x23,#-0x18] +3143 clk cpu0 MW8 03810028:000010810028_NS 00000000_00000000 +3144 clk cpu0 IT (3108) 00093d70:000010093d70_NS 7100053f O EL2h_n : CMP w9,#1 +3144 clk cpu0 R cpsr 800003c9 +3145 clk cpu0 IS (3109) 00093d74:000010093d74_NS 54fffac0 O EL2h_n : B.EQ 0x93ccc +3146 clk cpu0 IS (3110) 00093d78:000010093d78_NS 35fffc29 O EL2h_n : CBNZ w9,0x93cfc +3147 clk cpu0 IT (3111) 00093d7c:000010093d7c_NS 94002d0f O EL2h_n : BL 0x9f1b8 +3147 clk cpu0 R X30 0000000000093D80 +3148 clk cpu0 IT (3112) 0009f1b8:00001009f1b8_NS d53c1100 O EL2h_n : MRS x0,HCR_EL2 +3148 clk cpu0 R X0 0000000080000000 +3149 clk cpu0 IT (3113) 0009f1bc:00001009f1bc_NS d65f03c0 O EL2h_n : RET +3149 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ec ALLOC 0x000010093d80_NS +3149 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f60 ALLOC 0x000010093d80_NS +3150 clk cpu0 IT (3114) 00093d80:000010093d80_NS b85fc308 O EL2h_n : LDUR w8,[x24,#-4] +3150 clk cpu0 MR4 03000004:000000800004_NS 00000000 +3150 clk cpu0 R X8 0000000000000000 +3151 clk cpu0 IT (3115) 00093d84:000010093d84_NS b2610009 O EL2h_n : ORR x9,x0,#0x80000000 +3151 clk cpu0 R X9 0000000080000000 +3152 clk cpu0 IT (3116) 00093d88:000010093d88_NS f81d82e9 O EL2h_n : STUR x9,[x23,#-0x28] +3152 clk cpu0 MW8 03810018:000010810018_NS 00000000_80000000 +3153 clk cpu0 IT (3117) 00093d8c:000010093d8c_NS 2a086788 O EL2h_n : ORR w8,w28,w8,LSL #25 +3153 clk cpu0 R X8 0000000030C50838 +3154 clk cpu0 IT (3118) 00093d90:000010093d90_NS 17ffffd7 O EL2h_n : B 0x93cec +3155 clk cpu0 IT (3119) 00093cec:000010093cec_NS f85f82e9 O EL2h_n : LDUR x9,[x23,#-8] +3155 clk cpu0 MR8 03810038:000010810038_NS 00000000_00000000 +3155 clk cpu0 R X9 0000000000000000 +3156 clk cpu0 IT (3120) 00093cf0:000010093cf0_NS 2a0803e8 O EL2h_n : MOV w8,w8 +3156 clk cpu0 R X8 0000000030C50838 +3157 clk cpu0 IT (3121) 00093cf4:000010093cf4_NS aa080128 O EL2h_n : ORR x8,x9,x8 +3157 clk cpu0 R X8 0000000030C50838 +3158 clk cpu0 IT (3122) 00093cf8:000010093cf8_NS f81f82e8 O EL2h_n : STUR x8,[x23,#-8] +3158 clk cpu0 MW8 03810038:000010810038_NS 00000000_30c50838 +3159 clk cpu0 IT (3123) 00093cfc:000010093cfc_NS f85f02e9 O EL2h_n : LDUR x9,[x23,#-0x10] +3159 clk cpu0 MR8 03810030:000010810030_NS 00000000_00050090 +3159 clk cpu0 R X9 0000000000050090 +3160 clk cpu0 IT (3124) 00093d00:000010093d00_NS b9401688 O EL2h_n : LDR w8,[x20,#0x14] +3160 clk cpu0 MR4 03000094:000000800094_NS 00000001 +3160 clk cpu0 R X8 0000000000000001 +3161 clk cpu0 IT (3125) 00093d04:000010093d04_NS 910006d6 O EL2h_n : ADD x22,x22,#1 +3161 clk cpu0 R X22 0000000000000001 +3162 clk cpu0 IT (3126) 00093d08:000010093d08_NS 11000eb5 O EL2h_n : ADD w21,w21,#3 +3162 clk cpu0 R X21 0000000000000003 +3163 clk cpu0 IT (3127) 00093d0c:000010093d0c_NS b2618129 O EL2h_n : ORR x9,x9,#0xffffffff80000000 +3163 clk cpu0 R X9 FFFFFFFF80050090 +3164 clk cpu0 IT (3128) 00093d10:000010093d10_NS eb0802df O EL2h_n : CMP x22,x8 +3164 clk cpu0 R cpsr 600003c9 +3165 clk cpu0 IT (3129) 00093d14:000010093d14_NS f81f02e9 O EL2h_n : STUR x9,[x23,#-0x10] +3165 clk cpu0 MW8 03810030:000010810030_NS ffffffff_80050090 +3166 clk cpu0 IT (3130) 00093d18:000010093d18_NS 910aa2f7 O EL2h_n : ADD x23,x23,#0x2a8 +3166 clk cpu0 R X23 00000000038102E8 +3167 clk cpu0 IT (3131) 00093d1c:000010093d1c_NS 91008318 O EL2h_n : ADD x24,x24,#0x20 +3167 clk cpu0 R X24 0000000003000028 +3168 clk cpu0 IT (3132) 00093d20:000010093d20_NS 540003a2 O EL2h_n : B.CS 0x93d94 +3169 clk cpu0 IS (3133) 00093d94:000010093d94_NS 34000828 O EL2h_n : CBZ w8,0x93e98 +3170 clk cpu0 IT (3134) 00093d98:000010093d98_NS 900000b9 O EL2h_n : ADRP x25,0xa7d98 +3170 clk cpu0 R X25 00000000000A7000 +3171 clk cpu0 IT (3135) 00093d9c:000010093d9c_NS 900000ba O EL2h_n : ADRP x26,0xa7d9c +3171 clk cpu0 R X26 00000000000A7000 +3172 clk cpu0 IT (3136) 00093da0:000010093da0_NS 900000bb O EL2h_n : ADRP x27,0xa7da0 +3172 clk cpu0 R X27 00000000000A7000 +3173 clk cpu0 IT (3137) 00093da4:000010093da4_NS f9461b39 O EL2h_n : LDR x25,[x25,#0xc30] +3173 clk cpu0 MR8 000a7c30:0000100a7c30_NS 00000000_00000000 +3173 clk cpu0 R X25 0000000000000000 +3173 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e1 ALLOC 0x0000100a7c00_NS +3173 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f01 ALLOC 0x0000100a7c00_NS +3174 clk cpu0 IT (3138) 00093da8:000010093da8_NS f946635a O EL2h_n : LDR x26,[x26,#0xcc0] +3174 clk cpu0 MR8 000a7cc0:0000100a7cc0_NS 00000000_00000000 +3174 clk cpu0 R X26 0000000000000000 +3174 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e7 ALLOC 0x0000100a7cc0_NS +3174 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f31 ALLOC 0x0000100a7cc0_NS +3175 clk cpu0 IT (3139) 00093dac:000010093dac_NS f946677b O EL2h_n : LDR x27,[x27,#0xcc8] +3175 clk cpu0 MR8 000a7cc8:0000100a7cc8_NS 00000000_00240000 +3175 clk cpu0 R X27 0000000000240000 +3176 clk cpu0 IT (3140) 00093db0:000010093db0_NS b001bbe8 O EL2h_n : ADRP x8,0x3810db0 +3176 clk cpu0 R X8 0000000003810000 +3177 clk cpu0 IT (3141) 00093db4:000010093db4_NS 91004108 O EL2h_n : ADD x8,x8,#0x10 +3177 clk cpu0 R X8 0000000003810010 +3178 clk cpu0 IT (3142) 00093db8:000010093db8_NS 52802309 O EL2h_n : MOV w9,#0x118 +3178 clk cpu0 R X9 0000000000000118 +3179 clk cpu0 IT (3143) 00093dbc:000010093dbc_NS b0017b76 O EL2h_n : ADRP x22,0x3000dbc +3179 clk cpu0 R X22 0000000003000000 +3179 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ee ALLOC 0x000010093dc0_NS +3179 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f70 ALLOC 0x000010093dc0_NS +3180 clk cpu0 IT (3144) 00093dc0:000010093dc0_NS 529fb817 O EL2h_n : MOV w23,#0xfdc0 +3180 clk cpu0 R X23 000000000000FDC0 +3181 clk cpu0 IT (3145) 00093dc4:000010093dc4_NS aa1f03f5 O EL2h_n : MOV x21,xzr +3181 clk cpu0 R X21 0000000000000000 +3182 clk cpu0 IT (3146) 00093dc8:000010093dc8_NS 910002d6 O EL2h_n : ADD x22,x22,#0 +3182 clk cpu0 R X22 0000000003000000 +3183 clk cpu0 IT (3147) 00093dcc:000010093dcc_NS 72bfdff7 O EL2h_n : MOVK w23,#0xfeff,LSL #16 +3183 clk cpu0 R X23 00000000FEFFFDC0 +3184 clk cpu0 IT (3148) 00093dd0:000010093dd0_NS 52800278 O EL2h_n : MOV w24,#0x13 +3184 clk cpu0 R X24 0000000000000013 +3185 clk cpu0 IT (3149) 00093dd4:000010093dd4_NS 9b29227c O EL2h_n : SMADDL x28,w19,w9,x8 +3185 clk cpu0 R X28 0000000003810010 +3186 clk cpu0 IT (3150) 00093dd8:000010093dd8_NS 528000bd O EL2h_n : MOV w29,#5 +3186 clk cpu0 R X29 0000000000000005 +3187 clk cpu0 IT (3151) 00093ddc:000010093ddc_NS 14000009 O EL2h_n : B 0x93e00 +3187 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f0 ALLOC 0x000010093e00_NS +3187 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f80 ALLOC 0x000010093e00_NS +3188 clk cpu0 IT (3152) 00093e00:000010093e00_NS b94002c8 O EL2h_n : LDR w8,[x22,#0] +3188 clk cpu0 MR4 03000000:000000800000_NS 00000000 +3188 clk cpu0 R X8 0000000000000000 +3189 clk cpu0 IT (3153) 00093e04:000010093e04_NS 7100051f O EL2h_n : CMP w8,#1 +3189 clk cpu0 R cpsr 800003c9 +3190 clk cpu0 IS (3154) 00093e08:000010093e08_NS 540001c0 O EL2h_n : B.EQ 0x93e40 +3191 clk cpu0 IS (3155) 00093e0c:000010093e0c_NS 35000088 O EL2h_n : CBNZ w8,0x93e1c +3192 clk cpu0 IT (3156) 00093e10:000010093e10_NS 94002ce4 O EL2h_n : BL 0x9f1a0 +3192 clk cpu0 R X30 0000000000093E14 +3193 clk cpu0 IT (3157) 0009f1a0:00001009f1a0_NS d53b4220 O EL2h_n : MRS x0,DAIF +3193 clk cpu0 R X0 00000000000003C0 +3194 clk cpu0 IT (3158) 0009f1a4:00001009f1a4_NS d53b4201 O EL2h_n : MRS x1,NZCV +3194 clk cpu0 R X1 0000000080000000 +3195 clk cpu0 IT (3159) 0009f1a8:00001009f1a8_NS aa010000 O EL2h_n : ORR x0,x0,x1 +3195 clk cpu0 R X0 00000000800003C0 +3196 clk cpu0 IT (3160) 0009f1ac:00001009f1ac_NS d65f03c0 O EL2h_n : RET +3197 clk cpu0 IT (3161) 00093e14:000010093e14_NS 330013a0 O EL2h_n : BFXIL w0,w29,#0,#5 +3197 clk cpu0 R X0 00000000800003C5 +3198 clk cpu0 IT (3162) 00093e18:000010093e18_NS f9003b80 O EL2h_n : STR x0,[x28,#0x70] +3198 clk cpu0 MW8 03810080:000010810080_NS 00000000_800003c5 +3198 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 INVAL 0x000000800080_NS +3198 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000010810080_NS +3198 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 DIRTY 0x000010810080_NS +3198 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010810080_NS +3198 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010810080_NS +3199 clk cpu0 IT (3163) 00093e1c:000010093e1c_NS 710006bf O EL2h_n : CMP w21,#1 +3199 clk cpu0 R cpsr 800003c9 +3200 clk cpu0 IS (3164) 00093e20:000010093e20_NS 54000220 O EL2h_n : B.EQ 0x93e64 +3201 clk cpu0 IS (3165) 00093e24:000010093e24_NS 35fffe15 O EL2h_n : CBNZ w21,0x93de4 +3202 clk cpu0 IT (3166) 00093e28:000010093e28_NS b94002c8 O EL2h_n : LDR w8,[x22,#0] +3202 clk cpu0 MR4 03000000:000000800000_NS 00000000 +3202 clk cpu0 R X8 0000000000000000 +3203 clk cpu0 IT (3167) 00093e2c:000010093e2c_NS 7100051f O EL2h_n : CMP w8,#1 +3203 clk cpu0 R cpsr 800003c9 +3204 clk cpu0 IS (3168) 00093e30:000010093e30_NS 54000260 O EL2h_n : B.EQ 0x93e7c +3205 clk cpu0 IS (3169) 00093e34:000010093e34_NS 35fffd88 O EL2h_n : CBNZ w8,0x93de4 +3206 clk cpu0 IT (3170) 00093e38:000010093e38_NS f900379b O EL2h_n : STR x27,[x28,#0x68] +3206 clk cpu0 MW8 03810078:000010810078_NS 00000000_00240000 +3207 clk cpu0 IT (3171) 00093e3c:000010093e3c_NS 17ffffea O EL2h_n : B 0x93de4 +3208 clk cpu0 IT (3172) 00093de4:000010093de4_NS b9401688 O EL2h_n : LDR w8,[x20,#0x14] +3208 clk cpu0 MR4 03000094:000000800094_NS 00000001 +3208 clk cpu0 R X8 0000000000000001 +3208 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 INVAL 0x0000702f0080_NS +3208 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 ALLOC 0x000000800080_NS +3209 clk cpu0 IT (3173) 00093de8:000010093de8_NS 910006b5 O EL2h_n : ADD x21,x21,#1 +3209 clk cpu0 R X21 0000000000000001 +3210 clk cpu0 IT (3174) 00093dec:000010093dec_NS b9017b9f O EL2h_n : STR wzr,[x28,#0x178] +3210 clk cpu0 MW4 03810188:000010810188_NS 00000000 +3210 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d CLEAN 0x00001083c180_NS +3210 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d INVAL 0x00001083c180_NS +3210 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d ALLOC 0x000010810180_NS +3210 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000d DIRTY 0x000010810180_NS +3210 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1061 ALLOC 0x00001083c180_NS +3210 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010810180_NS +3210 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010810180_NS +3211 clk cpu0 IT (3175) 00093df0:000010093df0_NS 910aa39c O EL2h_n : ADD x28,x28,#0x2a8 +3211 clk cpu0 R X28 00000000038102B8 +3212 clk cpu0 IT (3176) 00093df4:000010093df4_NS eb0802bf O EL2h_n : CMP x21,x8 +3212 clk cpu0 R cpsr 600003c9 +3213 clk cpu0 IT (3177) 00093df8:000010093df8_NS 910082d6 O EL2h_n : ADD x22,x22,#0x20 +3213 clk cpu0 R X22 0000000003000020 +3214 clk cpu0 IT (3178) 00093dfc:000010093dfc_NS 540004e2 O EL2h_n : B.CS 0x93e98 +3214 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f4 ALLOC 0x000010093e80_NS +3214 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fa0 ALLOC 0x000010093e80_NS +3215 clk cpu0 IT (3179) 00093e98:000010093e98_NS 900000ac O EL2h_n : ADRP x12,0xa7e98 +3215 clk cpu0 R X12 00000000000A7000 +3216 clk cpu0 IT (3180) 00093e9c:000010093e9c_NS 9001bd0b O EL2h_n : ADRP x11,0x3833e9c +3216 clk cpu0 R X11 0000000003833000 +3217 clk cpu0 IT (3181) 00093ea0:000010093ea0_NS f946698c O EL2h_n : LDR x12,[x12,#0xcd0] +3217 clk cpu0 MR8 000a7cd0:0000100a7cd0_NS 00000000_00000000 +3217 clk cpu0 R X12 0000000000000000 +3218 clk cpu0 IT (3182) 00093ea4:000010093ea4_NS 93407e68 O EL2h_n : SXTW x8,w19 +3218 clk cpu0 R X8 0000000000000000 +3219 clk cpu0 IT (3183) 00093ea8:000010093ea8_NS 9001bd09 O EL2h_n : ADRP x9,0x3833ea8 +3219 clk cpu0 R X9 0000000003833000 +3220 clk cpu0 IT (3184) 00093eac:000010093eac_NS 912b416b O EL2h_n : ADD x11,x11,#0xad0 +3220 clk cpu0 R X11 0000000003833AD0 +3221 clk cpu0 IT (3185) 00093eb0:000010093eb0_NS 91228129 O EL2h_n : ADD x9,x9,#0x8a0 +3221 clk cpu0 R X9 00000000038338A0 +3222 clk cpu0 IT (3186) 00093eb4:000010093eb4_NS 5280230a O EL2h_n : MOV w10,#0x118 +3222 clk cpu0 R X10 0000000000000118 +3223 clk cpu0 IT (3187) 00093eb8:000010093eb8_NS 8b083968 O EL2h_n : ADD x8,x11,x8,LSL #14 +3223 clk cpu0 R X8 0000000003833AD0 +3224 clk cpu0 IT (3188) 00093ebc:000010093ebc_NS 9b2a2674 O EL2h_n : SMADDL x20,w19,w10,x9 +3224 clk cpu0 R X20 00000000038338A0 +3224 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f6 ALLOC 0x000010093ec0_NS +3224 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fb0 ALLOC 0x000010093ec0_NS +3225 clk cpu0 IT (3189) 00093ec0:000010093ec0_NS 91401108 O EL2h_n : ADD x8,x8,#4,LSL #12 +3225 clk cpu0 R X8 0000000003837AD0 +3226 clk cpu0 IT (3190) 00093ec4:000010093ec4_NS b901129f O EL2h_n : STR wzr,[x20,#0x110] +3226 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +3226 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +3226 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +3226 clk cpu0 TTW DTLB LPAE 1:3 000070483060 0000000010830423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010830000 +3226 clk cpu0 MW4 038339b0:0000108339b0_NS 00000000 +3226 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03830000_NS EL2_n, nG asid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3226 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03830000_NS EL2_n, nG asid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000000800000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702c0000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 CLEAN 0x000010810000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000010810000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702d0000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702c0000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702e0000_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01cc ALLOC 0x000010833980_NS +3226 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01cc DIRTY 0x000010833980_NS +3226 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000f ALLOC 0x000010810000_NS +3226 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010833980_NS +3226 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010833980_NS +3227 clk cpu0 IT (3191) 00093ec8:000010093ec8_NS f9008688 O EL2h_n : STR x8,[x20,#0x108] +3227 clk cpu0 MW8 038339a8:0000108339a8_NS 00000000_03837ad0 +3228 clk cpu0 IT (3192) 00093ecc:000010093ecc_NS f900028c O EL2h_n : STR x12,[x20,#0] +3228 clk cpu0 MW8 038338a0:0000108338a0_NS 00000000_00000000 +3228 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01c4 ALLOC 0x000010833880_NS +3228 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01c4 DIRTY 0x000010833880_NS +3228 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010833880_NS +3228 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010833880_NS +3229 clk cpu0 IT (3193) 00093ed0:000010093ed0_NS 94002cb4 O EL2h_n : BL 0x9f1a0 +3229 clk cpu0 R X30 0000000000093ED4 +3230 clk cpu0 IT (3194) 0009f1a0:00001009f1a0_NS d53b4220 O EL2h_n : MRS x0,DAIF +3230 clk cpu0 R X0 00000000000003C0 +3231 clk cpu0 IT (3195) 0009f1a4:00001009f1a4_NS d53b4201 O EL2h_n : MRS x1,NZCV +3231 clk cpu0 R X1 0000000060000000 +3232 clk cpu0 IT (3196) 0009f1a8:00001009f1a8_NS aa010000 O EL2h_n : ORR x0,x0,x1 +3232 clk cpu0 R X0 00000000600003C0 +3233 clk cpu0 IT (3197) 0009f1ac:00001009f1ac_NS d65f03c0 O EL2h_n : RET +3234 clk cpu0 IT (3198) 00093ed4:000010093ed4_NS f0030c13 O EL2h_n : ADRP x19,0x6216ed4 +3234 clk cpu0 R X19 0000000006216000 +3235 clk cpu0 IT (3199) 00093ed8:000010093ed8_NS 91013273 O EL2h_n : ADD x19,x19,#0x4c +3235 clk cpu0 R X19 000000000621604C +3236 clk cpu0 IT (3200) 00093edc:000010093edc_NS b9400261 O EL2h_n : LDR w1,[x19,#0] +3236 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3236 clk cpu0 R X1 0000000000000001 +3237 clk cpu0 IT (3201) 00093ee0:000010093ee0_NS 121b6808 O EL2h_n : AND w8,w0,#0xffffffe0 +3237 clk cpu0 R X8 00000000600003C0 +3238 clk cpu0 IT (3202) 00093ee4:000010093ee4_NS d001bec0 O EL2h_n : ADRP x0,0x386dee4 +3238 clk cpu0 R X0 000000000386D000 +3239 clk cpu0 IT (3203) 00093ee8:000010093ee8_NS 321d0108 O EL2h_n : ORR w8,w8,#8 +3239 clk cpu0 R X8 00000000600003C8 +3240 clk cpu0 IT (3204) 00093eec:000010093eec_NS 913cf400 O EL2h_n : ADD x0,x0,#0xf3d +3240 clk cpu0 R X0 000000000386DF3D +3241 clk cpu0 IT (3205) 00093ef0:000010093ef0_NS f9000688 O EL2h_n : STR x8,[x20,#8] +3241 clk cpu0 MW8 038338a8:0000108338a8_NS 00000000_600003c8 +3242 clk cpu0 IT (3206) 00093ef4:000010093ef4_NS 94002520 O EL2h_n : BL 0x9d374 +3242 clk cpu0 R X30 0000000000093EF8 +3243 clk cpu0 IT (3207) 0009d374:00001009d374_NS f81e0ff4 O EL2h_n : STR x20,[sp,#-0x20]! +3243 clk cpu0 MW8 0383c250:00001083c250_NS 00000000_038338a0 +3243 clk cpu0 R SP_EL2 000000000383C250 +3244 clk cpu0 IT (3208) 0009d378:00001009d378_NS a9017bf3 O EL2h_n : STP x19,x30,[sp,#0x10] +3244 clk cpu0 MW8 0383c260:00001083c260_NS 00000000_0621604c +3244 clk cpu0 MW8 0383c268:00001083c268_NS 00000000_00093ef8 +3245 clk cpu0 IT (3209) 0009d37c:00001009d37c_NS 2a0103f4 O EL2h_n : MOV w20,w1 +3245 clk cpu0 R X20 0000000000000001 +3246 clk cpu0 IT (3210) 0009d380:00001009d380_NS aa0003f3 O EL2h_n : MOV x19,x0 +3246 clk cpu0 R X19 000000000386DF3D +3247 clk cpu0 IT (3211) 0009d384:00001009d384_NS 940027b7 O EL2h_n : BL 0xa7260 +3247 clk cpu0 R X30 000000000009D388 +3248 clk cpu0 IT (3212) 000a7260:0000100a7260_NS d53bd060 O EL2h_n : MRS x0,TPIDRRO_EL0 +3248 clk cpu0 R X0 0000000000000000 +3249 clk cpu0 IT (3213) 000a7264:0000100a7264_NS d61f03c0 O EL2h_n : BR x30 +3249 clk cpu0 R cpsr 600007c9 +3250 clk cpu0 IT (3214) 0009d388:00001009d388_NS b9000fe0 O EL2h_n : STR w0,[sp,#0xc] +3250 clk cpu0 MW4 0383c25c:00001083c25c_NS 00000000 +3250 clk cpu0 R cpsr 600003c9 +3251 clk cpu0 IT (3215) 0009d38c:00001009d38c_NS b9400fe8 O EL2h_n : LDR w8,[sp,#0xc] +3251 clk cpu0 MR4 0383c25c:00001083c25c_NS 00000000 +3251 clk cpu0 R X8 0000000000000000 +3252 clk cpu0 IT (3216) 0009d390:00001009d390_NS 91000e69 O EL2h_n : ADD x9,x19,#3 +3252 clk cpu0 R X9 000000000386DF40 +3253 clk cpu0 IT (3217) 0009d394:00001009d394_NS 38686928 O EL2h_n : LDRB w8,[x9,x8] +3253 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +3253 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +3253 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +3253 clk cpu0 TTW DTLB LPAE 1:3 0000704830d8 000000001086c423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001086c000 +3253 clk cpu0 MR1 0386df40:00001086df40_NS 00 +3253 clk cpu0 R X8 0000000000000000 +3253 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0386c000_NS EL2_n, nG asid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3253 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0386c000_NS EL2_n, nG asid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702d0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702e0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +3253 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0187 ALLOC 0x0000704830c0_NS +3253 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c31 ALLOC 0x0000704830c0_NS +3254 clk cpu0 IT (3218) 0009d398:00001009d398_NS b9400fea O EL2h_n : LDR w10,[sp,#0xc] +3254 clk cpu0 MR4 0383c25c:00001083c25c_NS 00000000 +3254 clk cpu0 R X10 0000000000000000 +3255 clk cpu0 IT (3219) 0009d39c:00001009d39c_NS 2a2803e8 O EL2h_n : MVN w8,w8 +3255 clk cpu0 R X8 00000000FFFFFFFF +3256 clk cpu0 IT (3220) 0009d3a0:00001009d3a0_NS 382a6928 O EL2h_n : STRB w8,[x9,x10] +3256 clk cpu0 MW1 0386df40:00001086df40_NS ff +3257 clk cpu0 IT (3221) 0009d3a4:00001009d3a4_NS d5033f9f O EL2h_n : DSB SY +3258 clk cpu0 IT (3222) 0009d3a8:00001009d3a8_NS aa1303e0 O EL2h_n : MOV x0,x19 +3258 clk cpu0 R X0 000000000386DF3D +3259 clk cpu0 IT (3223) 0009d3ac:00001009d3ac_NS 97ffed6c O EL2h_n : BL 0x9895c +3259 clk cpu0 R X30 000000000009D3B0 +3260 clk cpu0 IT (3224) 0009895c:00001009895c_NS d0030be8 O EL2h_n : ADRP x8,0x621695c +3260 clk cpu0 R X8 0000000006216000 +3261 clk cpu0 IT (3225) 00098960:000010098960_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +3261 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3261 clk cpu0 R X8 0000000000000001 +3262 clk cpu0 IT (3226) 00098964:000010098964_NS 7100091f O EL2h_n : CMP w8,#2 +3262 clk cpu0 R cpsr 800003c9 +3263 clk cpu0 IT (3227) 00098968:000010098968_NS 54000043 O EL2h_n : B.CC 0x98970 +3264 clk cpu0 IT (3228) 00098970:000010098970_NS d65f03c0 O EL2h_n : RET +3265 clk cpu0 IT (3229) 0009d3b0:00001009d3b0_NS 39400668 O EL2h_n : LDRB w8,[x19,#1] +3265 clk cpu0 MR1 0386df3e:00001086df3e_NS 00 +3265 clk cpu0 R X8 0000000000000000 +3265 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f8 ALLOC 0x00001086df00_NS +3265 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17c0 ALLOC 0x00001086df00_NS +3266 clk cpu0 IT (3230) 0009d3b4:00001009d3b4_NS 11000508 O EL2h_n : ADD w8,w8,#1 +3266 clk cpu0 R X8 0000000000000001 +3267 clk cpu0 IT (3231) 0009d3b8:00001009d3b8_NS 39000668 O EL2h_n : STRB w8,[x19,#1] +3267 clk cpu0 MW1 0386df3e:00001086df3e_NS 01 +3267 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f8 DIRTY 0x00001086df00_NS +3267 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17c0 INVAL 0x00001086df00_NS +3268 clk cpu0 IT (3232) 0009d3bc:00001009d3bc_NS 39400668 O EL2h_n : LDRB w8,[x19,#1] +3268 clk cpu0 MR1 0386df3e:00001086df3e_NS 01 +3268 clk cpu0 R X8 0000000000000001 +3269 clk cpu0 IT (3233) 0009d3c0:00001009d3c0_NS 6b14011f O EL2h_n : CMP w8,w20 +3269 clk cpu0 R cpsr 600003c9 +3270 clk cpu0 IS (3234) 0009d3c4:00001009d3c4_NS 540002c1 O EL2h_n : B.NE 0x9d41c +3271 clk cpu0 IT (3235) 0009d3c8:00001009d3c8_NS 3900067f O EL2h_n : STRB wzr,[x19,#1] +3271 clk cpu0 MW1 0386df3e:00001086df3e_NS 00 +3272 clk cpu0 IT (3236) 0009d3cc:00001009d3cc_NS b9000bff O EL2h_n : STR wzr,[sp,#8] +3272 clk cpu0 MW4 0383c258:00001083c258_NS 00000000 +3273 clk cpu0 IT (3237) 0009d3d0:00001009d3d0_NS b0030bc8 O EL2h_n : ADRP x8,0x62163d0 +3273 clk cpu0 R X8 0000000006216000 +3274 clk cpu0 IT (3238) 0009d3d4:00001009d3d4_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +3274 clk cpu0 MR4 0383c258:00001083c258_NS 00000000 +3274 clk cpu0 R X9 0000000000000000 +3275 clk cpu0 IT (3239) 0009d3d8:00001009d3d8_NS b9404d0a O EL2h_n : LDR w10,[x8,#0x4c] +3275 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3275 clk cpu0 R X10 0000000000000001 +3276 clk cpu0 IT (3240) 0009d3dc:00001009d3dc_NS 6b0a013f O EL2h_n : CMP w9,w10 +3276 clk cpu0 R cpsr 800003c9 +3277 clk cpu0 IS (3241) 0009d3e0:00001009d3e0_NS 54000142 O EL2h_n : B.CS 0x9d408 +3278 clk cpu0 IT (3242) 0009d3e4:00001009d3e4_NS b9400fe9 O EL2h_n : LDR w9,[sp,#0xc] +3278 clk cpu0 MR4 0383c25c:00001083c25c_NS 00000000 +3278 clk cpu0 R X9 0000000000000000 +3279 clk cpu0 IT (3243) 0009d3e8:00001009d3e8_NS 91000e6a O EL2h_n : ADD x10,x19,#3 +3279 clk cpu0 R X10 000000000386DF40 +3280 clk cpu0 IT (3244) 0009d3ec:00001009d3ec_NS 38696949 O EL2h_n : LDRB w9,[x10,x9] +3280 clk cpu0 MR1 0386df40:00001086df40_NS ff +3280 clk cpu0 R X9 00000000000000FF +3281 clk cpu0 IT (3245) 0009d3f0:00001009d3f0_NS b9400beb O EL2h_n : LDR w11,[sp,#8] +3281 clk cpu0 MR4 0383c258:00001083c258_NS 00000000 +3281 clk cpu0 R X11 0000000000000000 +3282 clk cpu0 IT (3246) 0009d3f4:00001009d3f4_NS 382b6949 O EL2h_n : STRB w9,[x10,x11] +3282 clk cpu0 MW1 0386df40:00001086df40_NS ff +3283 clk cpu0 IT (3247) 0009d3f8:00001009d3f8_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +3283 clk cpu0 MR4 0383c258:00001083c258_NS 00000000 +3283 clk cpu0 R X9 0000000000000000 +3284 clk cpu0 IT (3248) 0009d3fc:00001009d3fc_NS 11000529 O EL2h_n : ADD w9,w9,#1 +3284 clk cpu0 R X9 0000000000000001 +3285 clk cpu0 IT (3249) 0009d400:00001009d400_NS b9000be9 O EL2h_n : STR w9,[sp,#8] +3285 clk cpu0 MW4 0383c258:00001083c258_NS 00000001 +3286 clk cpu0 IT (3250) 0009d404:00001009d404_NS 17fffff4 O EL2h_n : B 0x9d3d4 +3287 clk cpu0 IT (3251) 0009d3d4:00001009d3d4_NS b9400be9 O EL2h_n : LDR w9,[sp,#8] +3287 clk cpu0 MR4 0383c258:00001083c258_NS 00000001 +3287 clk cpu0 R X9 0000000000000001 +3288 clk cpu0 IT (3252) 0009d3d8:00001009d3d8_NS b9404d0a O EL2h_n : LDR w10,[x8,#0x4c] +3288 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3288 clk cpu0 R X10 0000000000000001 +3289 clk cpu0 IT (3253) 0009d3dc:00001009d3dc_NS 6b0a013f O EL2h_n : CMP w9,w10 +3289 clk cpu0 R cpsr 600003c9 +3290 clk cpu0 IT (3254) 0009d3e0:00001009d3e0_NS 54000142 O EL2h_n : B.CS 0x9d408 +3291 clk cpu0 IT (3255) 0009d408:00001009d408_NS d5033fbf O EL2h_n : DMB SY +3292 clk cpu0 IT (3256) 0009d40c:00001009d40c_NS b9400fe8 O EL2h_n : LDR w8,[sp,#0xc] +3292 clk cpu0 MR4 0383c25c:00001083c25c_NS 00000000 +3292 clk cpu0 R X8 0000000000000000 +3293 clk cpu0 IT (3257) 0009d410:00001009d410_NS 8b080268 O EL2h_n : ADD x8,x19,x8 +3293 clk cpu0 R X8 000000000386DF3D +3294 clk cpu0 IT (3258) 0009d414:00001009d414_NS 39400d08 O EL2h_n : LDRB w8,[x8,#3] +3294 clk cpu0 MR1 0386df40:00001086df40_NS ff +3294 clk cpu0 R X8 00000000000000FF +3295 clk cpu0 IT (3259) 0009d418:00001009d418_NS 39000a68 O EL2h_n : STRB w8,[x19,#2] +3295 clk cpu0 MW1 0386df3f:00001086df3f_NS ff +3296 clk cpu0 IT (3260) 0009d41c:00001009d41c_NS d5033f9f O EL2h_n : DSB SY +3297 clk cpu0 IT (3261) 0009d420:00001009d420_NS aa1303e0 O EL2h_n : MOV x0,x19 +3297 clk cpu0 R X0 000000000386DF3D +3298 clk cpu0 IT (3262) 0009d424:00001009d424_NS 97fff985 O EL2h_n : BL 0x9ba38 +3298 clk cpu0 R X30 000000000009D428 +3299 clk cpu0 IT (3263) 0009ba38:00001009ba38_NS d5033fbf O EL2h_n : DMB SY +3300 clk cpu0 IT (3264) 0009ba3c:00001009ba3c_NS f0030bc8 O EL2h_n : ADRP x8,0x6216a3c +3300 clk cpu0 R X8 0000000006216000 +3301 clk cpu0 IT (3265) 0009ba40:00001009ba40_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +3301 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3301 clk cpu0 R X8 0000000000000001 +3302 clk cpu0 IT (3266) 0009ba44:00001009ba44_NS 7100091f O EL2h_n : CMP w8,#2 +3302 clk cpu0 R cpsr 800003c9 +3303 clk cpu0 IT (3267) 0009ba48:00001009ba48_NS 54000083 O EL2h_n : B.CC 0x9ba58 +3304 clk cpu0 IT (3268) 0009ba58:00001009ba58_NS d65f03c0 O EL2h_n : RET +3305 clk cpu0 IT (3269) 0009d428:00001009d428_NS 39400a68 O EL2h_n : LDRB w8,[x19,#2] +3305 clk cpu0 MR1 0386df3f:00001086df3f_NS ff +3305 clk cpu0 R X8 00000000000000FF +3306 clk cpu0 IT (3270) 0009d42c:00001009d42c_NS b9400fe9 O EL2h_n : LDR w9,[sp,#0xc] +3306 clk cpu0 MR4 0383c25c:00001083c25c_NS 00000000 +3306 clk cpu0 R X9 0000000000000000 +3307 clk cpu0 IT (3271) 0009d430:00001009d430_NS 8b090269 O EL2h_n : ADD x9,x19,x9 +3307 clk cpu0 R X9 000000000386DF3D +3308 clk cpu0 IT (3272) 0009d434:00001009d434_NS 39400d29 O EL2h_n : LDRB w9,[x9,#3] +3308 clk cpu0 MR1 0386df40:00001086df40_NS ff +3308 clk cpu0 R X9 00000000000000FF +3309 clk cpu0 IT (3273) 0009d438:00001009d438_NS 6b09011f O EL2h_n : CMP w8,w9 +3309 clk cpu0 R cpsr 600003c9 +3310 clk cpu0 IT (3274) 0009d43c:00001009d43c_NS 54000060 O EL2h_n : B.EQ 0x9d448 +3311 clk cpu0 IT (3275) 0009d448:00001009d448_NS d5033fbf O EL2h_n : DMB SY +3312 clk cpu0 IT (3276) 0009d44c:00001009d44c_NS a9417bf3 O EL2h_n : LDP x19,x30,[sp,#0x10] +3312 clk cpu0 MR8 0383c260:00001083c260_NS 00000000_0621604c +3312 clk cpu0 MR8 0383c268:00001083c268_NS 00000000_00093ef8 +3312 clk cpu0 R X19 000000000621604C +3312 clk cpu0 R X30 0000000000093EF8 +3313 clk cpu0 IT (3277) 0009d450:00001009d450_NS f84207f4 O EL2h_n : LDR x20,[sp],#0x20 +3313 clk cpu0 MR8 0383c250:00001083c250_NS 00000000_038338a0 +3313 clk cpu0 R SP_EL2 000000000383C270 +3313 clk cpu0 R X20 00000000038338A0 +3314 clk cpu0 IT (3278) 0009d454:00001009d454_NS d65f03c0 O EL2h_n : RET +3315 clk cpu0 IT (3279) 00093ef8:000010093ef8_NS d5033f9f O EL2h_n : DSB SY +3316 clk cpu0 IT (3280) 00093efc:000010093efc_NS aa1303e0 O EL2h_n : MOV x0,x19 +3316 clk cpu0 R X0 000000000621604C +3316 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f9 ALLOC 0x000010093f00_NS +3316 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fc1 ALLOC 0x000010093f00_NS +3317 clk cpu0 IT (3281) 00093f00:000010093f00_NS 940046b7 O EL2h_n : BL 0xa59dc +3317 clk cpu0 R X30 0000000000093F04 +3318 clk cpu0 IT (3282) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +3319 clk cpu0 IT (3283) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +3319 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3319 clk cpu0 R DC CIVAC 00000000:0621604c +3319 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +3319 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +3320 clk cpu0 IT (3284) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +3321 clk cpu0 IT (3285) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +3322 clk cpu0 IT (3286) 00093f04:000010093f04_NS a9457bfd O EL2h_n : LDP x29,x30,[sp,#0x50] +3322 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00000000 +3322 clk cpu0 MR8 0383c2c8:00001083c2c8_NS 00000000_00020cb8 +3322 clk cpu0 R X29 0000000000000000 +3322 clk cpu0 R X30 0000000000020CB8 +3323 clk cpu0 IT (3287) 00093f08:000010093f08_NS a9444ff4 O EL2h_n : LDP x20,x19,[sp,#0x40] +3323 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_80858510 +3323 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_00020c48 +3323 clk cpu0 R X19 0000000000020C48 +3323 clk cpu0 R X20 0000000080858510 +3324 clk cpu0 IT (3288) 00093f0c:000010093f0c_NS a94357f6 O EL2h_n : LDP x22,x21,[sp,#0x30] +3324 clk cpu0 MR8 0383c2a0:00001083c2a0_NS 00000000_00003fff +3324 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_10420000 +3324 clk cpu0 R X21 0000000010420000 +3324 clk cpu0 R X22 0000000000003FFF +3325 clk cpu0 IT (3289) 00093f10:000010093f10_NS a9425ff8 O EL2h_n : LDP x24,x23,[sp,#0x20] +3325 clk cpu0 MR8 0383c290:00001083c290_NS 00000000_00000000 +3325 clk cpu0 MR8 0383c298:00001083c298_NS 00000000_00000000 +3325 clk cpu0 R X23 0000000000000000 +3325 clk cpu0 R X24 0000000000000000 +3326 clk cpu0 IT (3290) 00093f14:000010093f14_NS a94167fa O EL2h_n : LDP x26,x25,[sp,#0x10] +3326 clk cpu0 MR8 0383c280:00001083c280_NS 00000000_00000000 +3326 clk cpu0 MR8 0383c288:00001083c288_NS 00000000_00000000 +3326 clk cpu0 R X25 0000000000000000 +3326 clk cpu0 R X26 0000000000000000 +3327 clk cpu0 IT (3291) 00093f18:000010093f18_NS a8c66ffc O EL2h_n : LDP x28,x27,[sp],#0x60 +3327 clk cpu0 MR8 0383c270:00001083c270_NS 00000000_00000000 +3327 clk cpu0 MR8 0383c278:00001083c278_NS 00000000_00000000 +3327 clk cpu0 R SP_EL2 000000000383C2D0 +3327 clk cpu0 R X27 0000000000000000 +3327 clk cpu0 R X28 0000000000000000 +3328 clk cpu0 IT (3292) 00093f1c:000010093f1c_NS 1400117e O EL2h_n : B 0x98514 +3328 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x00001009c500_NS +3328 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x000010098500_NS +3329 clk cpu0 IT (3293) 00098514:000010098514_NS f81f0ffe O EL2h_n : STR x30,[sp,#-0x10]! +3329 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00020cb8 +3329 clk cpu0 R SP_EL2 000000000383C2C0 +3330 clk cpu0 IT (3294) 00098518:000010098518_NS d5033f9f O EL2h_n : DSB SY +3331 clk cpu0 IT (3295) 0009851c:00001009851c_NS d0030be0 O EL2h_n : ADRP x0,0x621651c +3331 clk cpu0 R X0 0000000006216000 +3332 clk cpu0 IT (3296) 00098520:000010098520_NS 91038000 O EL2h_n : ADD x0,x0,#0xe0 +3332 clk cpu0 R X0 00000000062160E0 +3333 clk cpu0 IT (3297) 00098524:000010098524_NS 9400352e O EL2h_n : BL 0xa59dc +3333 clk cpu0 R X30 0000000000098528 +3334 clk cpu0 IT (3298) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +3335 clk cpu0 IT (3299) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +3335 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 062160e0:0000152160e0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3335 clk cpu0 R DC CIVAC 00000000:062160e0 +3335 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000152160c0_NS +3335 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +3335 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +3335 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 CLEAN 0x0000152160c0_NS +3335 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 INVAL 0x0000152160c0_NS +3336 clk cpu0 IT (3300) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +3337 clk cpu0 IT (3301) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +3338 clk cpu0 IT (3302) 00098528:000010098528_NS d5033f9f O EL2h_n : DSB SY +3339 clk cpu0 IT (3303) 0009852c:00001009852c_NS f84107fe O EL2h_n : LDR x30,[sp],#0x10 +3339 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00020cb8 +3339 clk cpu0 R SP_EL2 000000000383C2D0 +3339 clk cpu0 R X30 0000000000020CB8 +3340 clk cpu0 IT (3304) 00098530:000010098530_NS d65f03c0 O EL2h_n : RET +3341 clk cpu0 IT (3305) 00020cb8:000010020cb8_NS d2800000 O EL2h_n : MOV x0,#0 +3341 clk cpu0 R X0 0000000000000000 +3342 clk cpu0 IT (3306) 00020cbc:000010020cbc_NS d2800061 O EL2h_n : MOV x1,#3 +3342 clk cpu0 R X1 0000000000000003 +3342 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0067 ALLOC 0x000010020cc0_NS +3343 clk cpu0 IT (3307) 00020cc0:000010020cc0_NS d10443ff O EL2h_n : SUB sp,sp,#0x110 +3343 clk cpu0 R SP_EL2 000000000383C1C0 +3344 clk cpu0 IT (3308) 00020cc4:000010020cc4_NS 910003e2 O EL2h_n : MOV x2,sp +3344 clk cpu0 R X2 000000000383C1C0 +3345 clk cpu0 IT (3309) 00020cc8:000010020cc8_NS d2800003 O EL2h_n : MOV x3,#0 +3345 clk cpu0 R X3 0000000000000000 +3346 clk cpu0 IT (3310) 00020ccc:000010020ccc_NS 9401c53f O EL2h_n : BL 0x921c8 +3346 clk cpu0 R X30 0000000000020CD0 +3346 clk cpu0 CACHE cpu.cpu0.l1icache LINE 010e ALLOC 0x0000100921c0_NS +3346 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0870 ALLOC 0x0000100921c0_NS +3347 clk cpu0 IT (3311) 000921c8:0000100921c8_NS a9bd5bf7 O EL2h_n : STP x23,x22,[sp,#-0x30]! +3347 clk cpu0 MW8 0383c190:00001083c190_NS 00000000_00000000 +3347 clk cpu0 MW8 0383c198:00001083c198_NS 00000000_00003fff +3347 clk cpu0 R SP_EL2 000000000383C190 +3347 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000c INVAL 0x000000800180_NS +3347 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000c ALLOC 0x00001083c180_NS +3347 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1061 CLEAN 0x00001083c180_NS +3347 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1061 INVAL 0x00001083c180_NS +3348 clk cpu0 IT (3312) 000921cc:0000100921cc_NS a90153f5 O EL2h_n : STP x21,x20,[sp,#0x10] +3348 clk cpu0 MW8 0383c1a0:00001083c1a0_NS 00000000_10420000 +3348 clk cpu0 MW8 0383c1a8:00001083c1a8_NS 00000000_80858510 +3349 clk cpu0 IT (3313) 000921d0:0000100921d0_NS a9027bf3 O EL2h_n : STP x19,x30,[sp,#0x20] +3349 clk cpu0 MW8 0383c1b0:00001083c1b0_NS 00000000_00020c48 +3349 clk cpu0 MW8 0383c1b8:00001083c1b8_NS 00000000_00020cd0 +3350 clk cpu0 IT (3314) 000921d4:0000100921d4_NS 2a0303f6 O EL2h_n : MOV w22,w3 +3350 clk cpu0 R X22 0000000000000000 +3351 clk cpu0 IT (3315) 000921d8:0000100921d8_NS aa0203f5 O EL2h_n : MOV x21,x2 +3351 clk cpu0 R X21 000000000383C1C0 +3352 clk cpu0 IT (3316) 000921dc:0000100921dc_NS 2a0103f7 O EL2h_n : MOV w23,w1 +3352 clk cpu0 R X23 0000000000000003 +3353 clk cpu0 IT (3317) 000921e0:0000100921e0_NS 2a0003f3 O EL2h_n : MOV w19,w0 +3353 clk cpu0 R X19 0000000000000000 +3354 clk cpu0 IT (3318) 000921e4:0000100921e4_NS 9400541f O EL2h_n : BL 0xa7260 +3354 clk cpu0 R X30 00000000000921E8 +3355 clk cpu0 IT (3319) 000a7260:0000100a7260_NS d53bd060 O EL2h_n : MRS x0,TPIDRRO_EL0 +3355 clk cpu0 R X0 0000000000000000 +3356 clk cpu0 IT (3320) 000a7264:0000100a7264_NS d61f03c0 O EL2h_n : BR x30 +3356 clk cpu0 R cpsr 600007c9 +3357 clk cpu0 IT (3321) 000921e8:0000100921e8_NS 7100167f O EL2h_n : CMP w19,#5 +3357 clk cpu0 R cpsr 800003c9 +3358 clk cpu0 IT (3322) 000921ec:0000100921ec_NS 2a0003f4 O EL2h_n : MOV w20,w0 +3358 clk cpu0 R X20 0000000000000000 +3359 clk cpu0 IT (3323) 000921f0:0000100921f0_NS 540001a1 O EL2h_n : B.NE 0x92224 +3359 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0110 ALLOC 0x000010092200_NS +3359 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0880 ALLOC 0x000010092200_NS +3360 clk cpu0 IT (3324) 00092224:000010092224_NS 7100067f O EL2h_n : CMP w19,#1 +3360 clk cpu0 R cpsr 800003c9 +3361 clk cpu0 IS (3325) 00092228:000010092228_NS 540000c8 O EL2h_n : B.HI 0x92240 +3362 clk cpu0 IT (3326) 0009222c:00001009222c_NS 2a1303e0 O EL2h_n : MOV w0,w19 +3362 clk cpu0 R X0 0000000000000000 +3363 clk cpu0 IT (3327) 00092230:000010092230_NS aa1503e1 O EL2h_n : MOV x1,x21 +3363 clk cpu0 R X1 000000000383C1C0 +3364 clk cpu0 IT (3328) 00092234:000010092234_NS 34000136 O EL2h_n : CBZ w22,0x92258 +3364 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0113 ALLOC 0x000010092240_NS +3364 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0891 ALLOC 0x000010092240_NS +3365 clk cpu0 IT (3329) 00092258:000010092258_NS 97fff7db O EL2h_n : BL 0x901c4 +3365 clk cpu0 R X30 000000000009225C +3365 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000f ALLOC 0x0000100901c0_NS +3365 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0070 ALLOC 0x0000100901c0_NS +3366 clk cpu0 IT (3330) 000901c4:0000100901c4_NS f81c0ff8 O EL2h_n : STR x24,[sp,#-0x40]! +3366 clk cpu0 MW8 0383c150:00001083c150_NS 00000000_00000000 +3366 clk cpu0 R SP_EL2 000000000383C150 +3366 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b INVAL 0x0000702f0140_NS +3366 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b ALLOC 0x00001083c140_NS +3366 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000b DIRTY 0x00001083c140_NS +3366 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x00001083c140_NS +3366 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x00001083c140_NS +3367 clk cpu0 IT (3331) 000901c8:0000100901c8_NS a9015bf7 O EL2h_n : STP x23,x22,[sp,#0x10] +3367 clk cpu0 MW8 0383c160:00001083c160_NS 00000000_00000003 +3367 clk cpu0 MW8 0383c168:00001083c168_NS 00000000_00000000 +3368 clk cpu0 IT (3332) 000901cc:0000100901cc_NS a90253f5 O EL2h_n : STP x21,x20,[sp,#0x20] +3368 clk cpu0 MW8 0383c170:00001083c170_NS 00000000_0383c1c0 +3368 clk cpu0 MW8 0383c178:00001083c178_NS 00000000_00000000 +3369 clk cpu0 IT (3333) 000901d0:0000100901d0_NS a9037bf3 O EL2h_n : STP x19,x30,[sp,#0x30] +3369 clk cpu0 MW8 0383c180:00001083c180_NS 00000000_00000000 +3369 clk cpu0 MW8 0383c188:00001083c188_NS 00000000_0009225c +3370 clk cpu0 IT (3334) 000901d4:0000100901d4_NS aa0103f3 O EL2h_n : MOV x19,x1 +3370 clk cpu0 R X19 000000000383C1C0 +3371 clk cpu0 IT (3335) 000901d8:0000100901d8_NS 2a0003f6 O EL2h_n : MOV w22,w0 +3371 clk cpu0 R X22 0000000000000000 +3372 clk cpu0 IT (3336) 000901dc:0000100901dc_NS 94005c21 O EL2h_n : BL 0xa7260 +3372 clk cpu0 R X30 00000000000901E0 +3373 clk cpu0 IT (3337) 000a7260:0000100a7260_NS d53bd060 O EL2h_n : MRS x0,TPIDRRO_EL0 +3373 clk cpu0 R X0 0000000000000000 +3374 clk cpu0 IT (3338) 000a7264:0000100a7264_NS d61f03c0 O EL2h_n : BR x30 +3374 clk cpu0 R cpsr 800007c9 +3375 clk cpu0 IT (3339) 000901e0:0000100901e0_NS d001bd08 O EL2h_n : ADRP x8,0x38321e0 +3375 clk cpu0 R cpsr 800003c9 +3375 clk cpu0 R X8 0000000003832000 +3376 clk cpu0 IT (3340) 000901e4:0000100901e4_NS 2a1603f7 O EL2h_n : MOV w23,w22 +3376 clk cpu0 R X23 0000000000000000 +3377 clk cpu0 IT (3341) 000901e8:0000100901e8_NS 9113f108 O EL2h_n : ADD x8,x8,#0x4fc +3377 clk cpu0 R X8 00000000038324FC +3378 clk cpu0 IT (3342) 000901ec:0000100901ec_NS 8b170115 O EL2h_n : ADD x21,x8,x23 +3378 clk cpu0 R X21 00000000038324FC +3379 clk cpu0 IT (3343) 000901f0:0000100901f0_NS 2a0003f4 O EL2h_n : MOV w20,w0 +3379 clk cpu0 R X20 0000000000000000 +3380 clk cpu0 IT (3344) 000901f4:0000100901f4_NS aa1503e0 O EL2h_n : MOV x0,x21 +3380 clk cpu0 R X0 00000000038324FC +3381 clk cpu0 IT (3345) 000901f8:0000100901f8_NS 940021d9 O EL2h_n : BL 0x9895c +3381 clk cpu0 R X30 00000000000901FC +3382 clk cpu0 IT (3346) 0009895c:00001009895c_NS d0030be8 O EL2h_n : ADRP x8,0x621695c +3382 clk cpu0 R X8 0000000006216000 +3383 clk cpu0 IT (3347) 00098960:000010098960_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +3383 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3383 clk cpu0 R X8 0000000000000001 +3383 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +3383 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +3384 clk cpu0 IT (3348) 00098964:000010098964_NS 7100091f O EL2h_n : CMP w8,#2 +3384 clk cpu0 R cpsr 800003c9 +3385 clk cpu0 IT (3349) 00098968:000010098968_NS 54000043 O EL2h_n : B.CC 0x98970 +3386 clk cpu0 IT (3350) 00098970:000010098970_NS d65f03c0 O EL2h_n : RET +3387 clk cpu0 IT (3351) 000901fc:0000100901fc_NS 9001bc18 O EL2h_n : ADRP x24,0x38101fc +3387 clk cpu0 R X24 0000000003810000 +3387 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 INVAL 0x000000220200_NS +3387 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 ALLOC 0x000010090200_NS +3387 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0082 ALLOC 0x000010090200_NS +3388 clk cpu0 IT (3352) 00090200:000010090200_NS 91004318 O EL2h_n : ADD x24,x24,#0x10 +3388 clk cpu0 R X24 0000000003810010 +3389 clk cpu0 IT (3353) 00090204:000010090204_NS 52805508 O EL2h_n : MOV w8,#0x2a8 +3389 clk cpu0 R X8 00000000000002A8 +3390 clk cpu0 IT (3354) 00090208:000010090208_NS 9ba862d6 O EL2h_n : UMADDL x22,w22,w8,x24 +3390 clk cpu0 R X22 0000000003810010 +3391 clk cpu0 IT (3355) 0009020c:00001009020c_NS b94002c8 O EL2h_n : LDR w8,[x22,#0] +3391 clk cpu0 MR4 03810010:000010810010_NS 00000000 +3391 clk cpu0 R X8 0000000000000000 +3391 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +3391 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000010810000_NS +3392 clk cpu0 IT (3356) 00090210:000010090210_NS 52865fe9 O EL2h_n : MOV w9,#0x32ff +3392 clk cpu0 R X9 00000000000032FF +3393 clk cpu0 IT (3357) 00090214:000010090214_NS aa090100 O EL2h_n : ORR x0,x8,x9 +3393 clk cpu0 R X0 00000000000032FF +3394 clk cpu0 IT (3358) 00090218:000010090218_NS 94003c1e O EL2h_n : BL 0x9f290 +3394 clk cpu0 R X30 000000000009021C +3395 clk cpu0 IT (3359) 0009f290:00001009f290_NS d51c1140 O EL2h_n : MSR CPTR_EL2,x0 +3395 clk cpu0 R CPTR_EL2 00000000:000032ff +3396 clk cpu0 IT (3360) 0009f294:00001009f294_NS d5033fdf O EL2h_n : ISB +3396 clk cpu0 R PMBIDR_EL1 00000030 +3396 clk cpu0 R TRBIDR_EL1 000000000000003b +3397 clk cpu0 IT (3361) 0009f298:00001009f298_NS d65f03c0 O EL2h_n : RET +3398 clk cpu0 IT (3362) 0009021c:00001009021c_NS f94006c0 O EL2h_n : LDR x0,[x22,#8] +3398 clk cpu0 MR8 03810018:000010810018_NS 00000000_80000000 +3398 clk cpu0 R X0 0000000080000000 +3399 clk cpu0 IT (3363) 00090220:000010090220_NS 94003c16 O EL2h_n : BL 0x9f278 +3399 clk cpu0 R X30 0000000000090224 +3400 clk cpu0 IT (3364) 0009f278:00001009f278_NS d51c1100 O EL2h_n : MSR HCR_EL2,x0 +3400 clk cpu0 R HCR_EL2 00000000:80000000 +3401 clk cpu0 IT (3365) 0009f27c:00001009f27c_NS d5033fdf O EL2h_n : ISB +3401 clk cpu0 R PMBIDR_EL1 00000030 +3401 clk cpu0 R TRBIDR_EL1 000000000000003b +3402 clk cpu0 IT (3366) 0009f280:00001009f280_NS d65f03c0 O EL2h_n : RET +3403 clk cpu0 IT (3367) 00090224:000010090224_NS b94016c0 O EL2h_n : LDR w0,[x22,#0x14] +3403 clk cpu0 MR4 03810024:000010810024_NS 00000000 +3403 clk cpu0 R X0 0000000000000000 +3404 clk cpu0 IT (3368) 00090228:000010090228_NS 94003c1d O EL2h_n : BL 0x9f29c +3404 clk cpu0 R X30 000000000009022C +3405 clk cpu0 IT (3369) 0009f29c:00001009f29c_NS d51c1160 O EL2h_n : MSR HSTR_EL2,x0 +3405 clk cpu0 R HSTR_EL2 00000000:00000000 +3406 clk cpu0 IT (3370) 0009f2a0:00001009f2a0_NS d5033fdf O EL2h_n : ISB +3406 clk cpu0 R PMBIDR_EL1 00000030 +3406 clk cpu0 R TRBIDR_EL1 000000000000003b +3407 clk cpu0 IT (3371) 0009f2a4:00001009f2a4_NS d65f03c0 O EL2h_n : RET +3408 clk cpu0 IT (3372) 0009022c:00001009022c_NS f9400ec0 O EL2h_n : LDR x0,[x22,#0x18] +3408 clk cpu0 MR8 03810028:000010810028_NS 00000000_00000000 +3408 clk cpu0 R X0 0000000000000000 +3409 clk cpu0 IT (3373) 00090230:000010090230_NS 94003c1e O EL2h_n : BL 0x9f2a8 +3409 clk cpu0 R X30 0000000000090234 +3410 clk cpu0 IT (3374) 0009f2a8:00001009f2a8_NS d51c2100 O EL2h_n : MSR VTTBR_EL2,x0 +3410 clk cpu0 R VTTBR_EL2 00000000:00000000 +3411 clk cpu0 IT (3375) 0009f2ac:00001009f2ac_NS d5033fdf O EL2h_n : ISB +3411 clk cpu0 R PMBIDR_EL1 00000030 +3411 clk cpu0 R TRBIDR_EL1 000000000000003b +3412 clk cpu0 IT (3376) 0009f2b0:00001009f2b0_NS d65f03c0 O EL2h_n : RET +3413 clk cpu0 IT (3377) 00090234:000010090234_NS f94012c0 O EL2h_n : LDR x0,[x22,#0x20] +3413 clk cpu0 MR8 03810030:000010810030_NS ffffffff_80050090 +3413 clk cpu0 R X0 FFFFFFFF80050090 +3414 clk cpu0 IT (3378) 00090238:000010090238_NS 94003c08 O EL2h_n : BL 0x9f258 +3414 clk cpu0 R X30 000000000009023C +3415 clk cpu0 IT (3379) 0009f258:00001009f258_NS d51c2140 O EL2h_n : MSR VTCR_EL2,x0 +3415 clk cpu0 R VTCR_EL2 ffffffff:80050090 +3416 clk cpu0 IT (3380) 0009f25c:00001009f25c_NS d5033fdf O EL2h_n : ISB +3416 clk cpu0 R PMBIDR_EL1 00000030 +3416 clk cpu0 R TRBIDR_EL1 000000000000003b +3417 clk cpu0 IT (3381) 0009f260:00001009f260_NS d65f03c0 O EL2h_n : RET +3418 clk cpu0 IT (3382) 0009023c:00001009023c_NS f94016c8 O EL2h_n : LDR x8,[x22,#0x28] +3418 clk cpu0 MR8 03810038:000010810038_NS 00000000_30c50838 +3418 clk cpu0 R X8 0000000030C50838 +3418 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0013 ALLOC 0x000010090240_NS +3418 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0090 ALLOC 0x000010090240_NS +3419 clk cpu0 IT (3383) 00090240:000010090240_NS 52810009 O EL2h_n : MOV w9,#0x800 +3419 clk cpu0 R X9 0000000000000800 +3420 clk cpu0 IT (3384) 00090244:000010090244_NS 72a00809 O EL2h_n : MOVK w9,#0x40,LSL #16 +3420 clk cpu0 R X9 0000000000400800 +3421 clk cpu0 IT (3385) 00090248:000010090248_NS aa090100 O EL2h_n : ORR x0,x8,x9 +3421 clk cpu0 R X0 0000000030C50838 +3422 clk cpu0 IT (3386) 0009024c:00001009024c_NS 94005604 O EL2h_n : BL 0xa5a5c +3422 clk cpu0 R X30 0000000000090250 +3422 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d3 ALLOC 0x0000100a5a40_NS +3422 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1691 ALLOC 0x0000100a5a40_NS +3423 clk cpu0 IT (3387) 000a5a5c:0000100a5a5c_NS d5181000 O EL2h_n : MSR SCTLR_EL1,x0 +3423 clk cpu0 R SCTLR_EL1 00000000:30c50838 +3424 clk cpu0 IT (3388) 000a5a60:0000100a5a60_NS d5033fdf O EL2h_n : ISB +3424 clk cpu0 R PMBIDR_EL1 00000030 +3424 clk cpu0 R TRBIDR_EL1 000000000000003b +3425 clk cpu0 IT (3389) 000a5a64:0000100a5a64_NS d65f03c0 O EL2h_n : RET +3426 clk cpu0 IT (3390) 00090250:000010090250_NS b94032c0 O EL2h_n : LDR w0,[x22,#0x30] +3426 clk cpu0 MR4 03810040:000010810040_NS 00000000 +3426 clk cpu0 R X0 0000000000000000 +3427 clk cpu0 IT (3391) 00090254:000010090254_NS 94005605 O EL2h_n : BL 0xa5a68 +3427 clk cpu0 R X30 0000000000090258 +3428 clk cpu0 IT (3392) 000a5a68:0000100a5a68_NS d2a00600 O EL2h_n : MOV x0,#0x300000 +3428 clk cpu0 R X0 0000000000300000 +3429 clk cpu0 IT (3393) 000a5a6c:0000100a5a6c_NS d5181040 O EL2h_n : MSR CPACR_EL1,x0 +3429 clk cpu0 R CPACR_EL1 00000000:00300000 +3430 clk cpu0 IT (3394) 000a5a70:0000100a5a70_NS d5033fdf O EL2h_n : ISB +3430 clk cpu0 R PMBIDR_EL1 00000030 +3430 clk cpu0 R TRBIDR_EL1 000000000000003b +3431 clk cpu0 IT (3395) 000a5a74:0000100a5a74_NS d65f03c0 O EL2h_n : RET +3432 clk cpu0 IT (3396) 00090258:000010090258_NS f9401ec0 O EL2h_n : LDR x0,[x22,#0x38] +3432 clk cpu0 MR8 03810048:000010810048_NS 00000000_00000000 +3432 clk cpu0 R X0 0000000000000000 +3433 clk cpu0 IT (3397) 0009025c:00001009025c_NS 940055f7 O EL2h_n : BL 0xa5a38 +3433 clk cpu0 R X30 0000000000090260 +3433 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d1 ALLOC 0x0000100a5a00_NS +3433 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1681 ALLOC 0x0000100a5a00_NS +3434 clk cpu0 IT (3398) 000a5a38:0000100a5a38_NS d5182000 O EL2h_n : MSR TTBR0_EL1,x0 +3434 clk cpu0 R TTBR0_EL1 00000000:00000000 +3435 clk cpu0 IT (3399) 000a5a3c:0000100a5a3c_NS d5033fdf O EL2h_n : ISB +3435 clk cpu0 R PMBIDR_EL1 00000030 +3435 clk cpu0 R TRBIDR_EL1 000000000000003b +3436 clk cpu0 IT (3400) 000a5a40:0000100a5a40_NS d65f03c0 O EL2h_n : RET +3437 clk cpu0 IT (3401) 00090260:000010090260_NS f94022c0 O EL2h_n : LDR x0,[x22,#0x40] +3437 clk cpu0 MR8 03810050:000010810050_NS 00000000_00000000 +3437 clk cpu0 R X0 0000000000000000 +3438 clk cpu0 IT (3402) 00090264:000010090264_NS 940055f8 O EL2h_n : BL 0xa5a44 +3438 clk cpu0 R X30 0000000000090268 +3439 clk cpu0 IT (3403) 000a5a44:0000100a5a44_NS d5182020 O EL2h_n : MSR TTBR1_EL1,x0 +3439 clk cpu0 R TTBR1_EL1 00000000:00000000 +3440 clk cpu0 IT (3404) 000a5a48:0000100a5a48_NS d5033fdf O EL2h_n : ISB +3440 clk cpu0 R PMBIDR_EL1 00000030 +3440 clk cpu0 R TRBIDR_EL1 000000000000003b +3441 clk cpu0 IT (3405) 000a5a4c:0000100a5a4c_NS d65f03c0 O EL2h_n : RET +3442 clk cpu0 IT (3406) 00090268:000010090268_NS f94026c0 O EL2h_n : LDR x0,[x22,#0x48] +3442 clk cpu0 MR8 03810058:000010810058_NS 00000000_00000000 +3442 clk cpu0 R X0 0000000000000000 +3443 clk cpu0 IT (3407) 0009026c:00001009026c_NS 940055f9 O EL2h_n : BL 0xa5a50 +3443 clk cpu0 R X30 0000000000090270 +3444 clk cpu0 IT (3408) 000a5a50:0000100a5a50_NS d5182040 O EL2h_n : MSR TCR_EL1,x0 +3444 clk cpu0 R TCR_EL1 00000000:00000000 +3445 clk cpu0 IT (3409) 000a5a54:0000100a5a54_NS d5033fdf O EL2h_n : ISB +3445 clk cpu0 R PMBIDR_EL1 00000030 +3445 clk cpu0 R TRBIDR_EL1 000000000000003b +3446 clk cpu0 IT (3410) 000a5a58:0000100a5a58_NS d65f03c0 O EL2h_n : RET +3447 clk cpu0 IT (3411) 00090270:000010090270_NS f9402ac0 O EL2h_n : LDR x0,[x22,#0x50] +3447 clk cpu0 MR8 03810060:000010810060_NS 00000000_00000000 +3447 clk cpu0 R X0 0000000000000000 +3448 clk cpu0 IT (3412) 00090274:000010090274_NS 940055ee O EL2h_n : BL 0xa5a2c +3448 clk cpu0 R X30 0000000000090278 +3449 clk cpu0 IT (3413) 000a5a2c:0000100a5a2c_NS d518a200 O EL2h_n : MSR MAIR_EL1,x0 +3449 clk cpu0 R MAIR_EL1 00000000:00000000 +3450 clk cpu0 IT (3414) 000a5a30:0000100a5a30_NS d5033fdf O EL2h_n : ISB +3450 clk cpu0 R PMBIDR_EL1 00000030 +3450 clk cpu0 R TRBIDR_EL1 000000000000003b +3451 clk cpu0 IT (3415) 000a5a34:0000100a5a34_NS d65f03c0 O EL2h_n : RET +3452 clk cpu0 IT (3416) 00090278:000010090278_NS f94032c0 O EL2h_n : LDR x0,[x22,#0x60] +3452 clk cpu0 MR8 03810070:000010810070_NS 00000000_00000000 +3452 clk cpu0 R X0 0000000000000000 +3453 clk cpu0 IT (3417) 0009027c:00001009027c_NS 94003b86 O EL2h_n : BL 0x9f094 +3453 clk cpu0 R X30 0000000000090280 +3453 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0185 ALLOC 0x00001009f080_NS +3453 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c21 ALLOC 0x00001009f080_NS +3454 clk cpu0 IT (3418) 0009f094:00001009f094_NS d518c000 O EL2h_n : MSR VBAR_EL1,x0 +3454 clk cpu0 R VBAR_EL1 00000000:00000000 +3455 clk cpu0 IT (3419) 0009f098:00001009f098_NS d5033fdf O EL2h_n : ISB +3455 clk cpu0 R PMBIDR_EL1 00000030 +3455 clk cpu0 R TRBIDR_EL1 000000000000003b +3456 clk cpu0 IT (3420) 0009f09c:00001009f09c_NS d65f03c0 O EL2h_n : RET +3456 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0015 ALLOC 0x000010090280_NS +3456 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 00a0 ALLOC 0x000010090280_NS +3457 clk cpu0 IT (3421) 00090280:000010090280_NS aa1503e0 O EL2h_n : MOV x0,x21 +3457 clk cpu0 R X0 00000000038324FC +3458 clk cpu0 IT (3422) 00090284:000010090284_NS 94002ded O EL2h_n : BL 0x9ba38 +3458 clk cpu0 R X30 0000000000090288 +3459 clk cpu0 IT (3423) 0009ba38:00001009ba38_NS d5033fbf O EL2h_n : DMB SY +3460 clk cpu0 IT (3424) 0009ba3c:00001009ba3c_NS f0030bc8 O EL2h_n : ADRP x8,0x6216a3c +3460 clk cpu0 R X8 0000000006216000 +3461 clk cpu0 IT (3425) 0009ba40:00001009ba40_NS b9404d08 O EL2h_n : LDR w8,[x8,#0x4c] +3461 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3461 clk cpu0 R X8 0000000000000001 +3462 clk cpu0 IT (3426) 0009ba44:00001009ba44_NS 7100091f O EL2h_n : CMP w8,#2 +3462 clk cpu0 R cpsr 800003c9 +3463 clk cpu0 IT (3427) 0009ba48:00001009ba48_NS 54000083 O EL2h_n : B.CC 0x9ba58 +3464 clk cpu0 IT (3428) 0009ba58:00001009ba58_NS d65f03c0 O EL2h_n : RET +3465 clk cpu0 IT (3429) 00090288:000010090288_NS 52802308 O EL2h_n : MOV w8,#0x118 +3465 clk cpu0 R X8 0000000000000118 +3466 clk cpu0 IT (3430) 0009028c:00001009028c_NS 9b285a88 O EL2h_n : SMADDL x8,w20,w8,x22 +3466 clk cpu0 R X8 0000000003810010 +3467 clk cpu0 IT (3431) 00090290:000010090290_NS b9417909 O EL2h_n : LDR w9,[x8,#0x178] +3467 clk cpu0 MR4 03810188:000010810188_NS 00000000 +3467 clk cpu0 R X9 0000000000000000 +3468 clk cpu0 IT (3432) 00090294:000010090294_NS 93407e94 O EL2h_n : SXTW x20,w20 +3468 clk cpu0 R X20 0000000000000000 +3469 clk cpu0 IT (3433) 00090298:000010090298_NS 9101a101 O EL2h_n : ADD x1,x8,#0x68 +3469 clk cpu0 R X1 0000000003810078 +3470 clk cpu0 IT (3434) 0009029c:00001009029c_NS 34000089 O EL2h_n : CBZ w9,0x902ac +3471 clk cpu0 IT (3435) 000902ac:0000100902ac_NS f9400029 O EL2h_n : LDR x9,[x1,#0] +3471 clk cpu0 MR8 03810078:000010810078_NS 00000000_00240000 +3471 clk cpu0 R X9 0000000000240000 +3472 clk cpu0 IT (3436) 000902b0:0000100902b0_NS 5280550b O EL2h_n : MOV w11,#0x2a8 +3472 clk cpu0 R X11 00000000000002A8 +3473 clk cpu0 IT (3437) 000902b4:0000100902b4_NS 5280230a O EL2h_n : MOV w10,#0x118 +3473 clk cpu0 R X10 0000000000000118 +3474 clk cpu0 IT (3438) 000902b8:0000100902b8_NS 9b0b62eb O EL2h_n : MADD x11,x23,x11,x24 +3474 clk cpu0 R X11 0000000003810010 +3475 clk cpu0 IT (3439) 000902bc:0000100902bc_NS 9b0a2e8a O EL2h_n : MADD x10,x20,x10,x11 +3475 clk cpu0 R X10 0000000003810010 +3475 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0017 ALLOC 0x0000100902c0_NS +3475 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 00b1 ALLOC 0x0000100902c0_NS +3476 clk cpu0 IT (3440) 000902c0:0000100902c0_NS f9000269 O EL2h_n : STR x9,[x19,#0] +3476 clk cpu0 MW8 0383c1c0:00001083c1c0_NS 00000000_00240000 +3477 clk cpu0 IT (3441) 000902c4:0000100902c4_NS f9403949 O EL2h_n : LDR x9,[x10,#0x70] +3477 clk cpu0 MR8 03810080:000010810080_NS 00000000_800003c5 +3477 clk cpu0 R X9 00000000800003C5 +3478 clk cpu0 IT (3442) 000902c8:0000100902c8_NS 9105e108 O EL2h_n : ADD x8,x8,#0x178 +3478 clk cpu0 R X8 0000000003810188 +3479 clk cpu0 IT (3443) 000902cc:0000100902cc_NS 5280002a O EL2h_n : MOV w10,#1 +3479 clk cpu0 R X10 0000000000000001 +3480 clk cpu0 IT (3444) 000902d0:0000100902d0_NS f9000669 O EL2h_n : STR x9,[x19,#8] +3480 clk cpu0 MW8 0383c1c8:00001083c1c8_NS 00000000_800003c5 +3481 clk cpu0 IT (3445) 000902d4:0000100902d4_NS b900010a O EL2h_n : STR w10,[x8,#0] +3481 clk cpu0 MW4 03810188:000010810188_NS 00000001 +3482 clk cpu0 IT (3446) 000902d8:0000100902d8_NS 90017b89 O EL2h_n : ADRP x9,0x30002d8 +3482 clk cpu0 R X9 0000000003000000 +3483 clk cpu0 IT (3447) 000902dc:0000100902dc_NS d37beae8 O EL2h_n : LSL x8,x23,#5 +3483 clk cpu0 R X8 0000000000000000 +3484 clk cpu0 IT (3448) 000902e0:0000100902e0_NS 91000129 O EL2h_n : ADD x9,x9,#0 +3484 clk cpu0 R X9 0000000003000000 +3485 clk cpu0 IT (3449) 000902e4:0000100902e4_NS b8686928 O EL2h_n : LDR w8,[x9,x8] +3485 clk cpu0 MR4 03000000:000000800000_NS 00000000 +3485 clk cpu0 R X8 0000000000000000 +3485 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +3485 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000000800000_NS +3486 clk cpu0 IT (3450) 000902e8:0000100902e8_NS d0030be9 O EL2h_n : ADRP x9,0x620e2e8 +3486 clk cpu0 R X9 000000000620E000 +3487 clk cpu0 IT (3451) 000902ec:0000100902ec_NS 91000129 O EL2h_n : ADD x9,x9,#0 +3487 clk cpu0 R X9 000000000620E000 +3488 clk cpu0 IT (3452) 000902f0:0000100902f0_NS 8b140929 O EL2h_n : ADD x9,x9,x20,LSL #2 +3488 clk cpu0 R X9 000000000620E000 +3489 clk cpu0 IT (3453) 000902f4:0000100902f4_NS 52900a8a O EL2h_n : MOV w10,#0x8054 +3489 clk cpu0 R X10 0000000000008054 +3490 clk cpu0 IT (3454) 000902f8:0000100902f8_NS 7100051f O EL2h_n : CMP w8,#1 +3490 clk cpu0 R cpsr 800003c9 +3491 clk cpu0 IT (3455) 000902fc:0000100902fc_NS b82a693f O EL2h_n : STR wzr,[x9,x10] +3491 clk cpu0 MW4 06216054:000015216054_NS 00000000 +3491 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000015216040_NS +3491 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +3491 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0019 ALLOC 0x000010090300_NS +3491 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 00c0 ALLOC 0x000010090300_NS +3492 clk cpu0 IS (3456) 00090300:000010090300_NS 54000180 O EL2h_n : B.EQ 0x90330 +3493 clk cpu0 IS (3457) 00090304:000010090304_NS 350002a8 O EL2h_n : CBNZ w8,0x90358 +3494 clk cpu0 IT (3458) 00090308:000010090308_NS 52805509 O EL2h_n : MOV w9,#0x2a8 +3494 clk cpu0 R X9 00000000000002A8 +3495 clk cpu0 IT (3459) 0009030c:00001009030c_NS 52802308 O EL2h_n : MOV w8,#0x118 +3495 clk cpu0 R X8 0000000000000118 +3496 clk cpu0 IT (3460) 00090310:000010090310_NS 9b0962e9 O EL2h_n : MADD x9,x23,x9,x24 +3496 clk cpu0 R X9 0000000003810010 +3497 clk cpu0 IT (3461) 00090314:000010090314_NS 9b082688 O EL2h_n : MADD x8,x20,x8,x9 +3497 clk cpu0 R X8 0000000003810010 +3498 clk cpu0 IT (3462) 00090318:000010090318_NS f940b900 O EL2h_n : LDR x0,[x8,#0x170] +3498 clk cpu0 MR8 03810180:000010810180_NS 00000000_00000000 +3498 clk cpu0 R X0 0000000000000000 +3499 clk cpu0 IT (3463) 0009031c:00001009031c_NS a9437bf3 O EL2h_n : LDP x19,x30,[sp,#0x30] +3499 clk cpu0 MR8 0383c180:00001083c180_NS 00000000_00000000 +3499 clk cpu0 MR8 0383c188:00001083c188_NS 00000000_0009225c +3499 clk cpu0 R X19 0000000000000000 +3499 clk cpu0 R X30 000000000009225C +3500 clk cpu0 IT (3464) 00090320:000010090320_NS a94253f5 O EL2h_n : LDP x21,x20,[sp,#0x20] +3500 clk cpu0 MR8 0383c170:00001083c170_NS 00000000_0383c1c0 +3500 clk cpu0 MR8 0383c178:00001083c178_NS 00000000_00000000 +3500 clk cpu0 R X20 0000000000000000 +3500 clk cpu0 R X21 000000000383C1C0 +3501 clk cpu0 IT (3465) 00090324:000010090324_NS a9415bf7 O EL2h_n : LDP x23,x22,[sp,#0x10] +3501 clk cpu0 MR8 0383c160:00001083c160_NS 00000000_00000003 +3501 clk cpu0 MR8 0383c168:00001083c168_NS 00000000_00000000 +3501 clk cpu0 R X22 0000000000000000 +3501 clk cpu0 R X23 0000000000000003 +3502 clk cpu0 IT (3466) 00090328:000010090328_NS f84407f8 O EL2h_n : LDR x24,[sp],#0x40 +3502 clk cpu0 MR8 0383c150:00001083c150_NS 00000000_00000000 +3502 clk cpu0 R SP_EL2 000000000383C190 +3502 clk cpu0 R X24 0000000000000000 +3503 clk cpu0 IT (3467) 0009032c:00001009032c_NS 14005590 O EL2h_n : B 0xa596c +3504 clk cpu0 IT (3468) 000a596c:0000100a596c_NS d5184100 O EL2h_n : MSR SP_EL0,x0 +3504 clk cpu0 R SP_EL0 00000000:00000000 +3505 clk cpu0 IT (3469) 000a5970:0000100a5970_NS d65f03c0 O EL2h_n : RET +3506 clk cpu0 IT (3470) 0009225c:00001009225c_NS d001bb68 O EL2h_n : ADRP x8,0x380025c +3506 clk cpu0 R X8 0000000003800000 +3507 clk cpu0 IT (3471) 00092260:000010092260_NS 91000108 O EL2h_n : ADD x8,x8,#0 +3507 clk cpu0 R X8 0000000003800000 +3508 clk cpu0 IT (3472) 00092264:000010092264_NS b834d913 O EL2h_n : STR w19,[x8,w20,SXTW #2] +3508 clk cpu0 TTW DTLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +3508 clk cpu0 TTW DTLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +3508 clk cpu0 TTW DTLB LPAE 1:2 0000702e0008 0000000070480003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070480000 +3508 clk cpu0 TTW DTLB LPAE 1:3 000070483000 0000000010800423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010800000 +3508 clk cpu0 MW4 03800000:000010800000_NS 00000000 +3508 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03800000_NS EL2_n, nG asid=0:0x0010800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3508 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03800000_NS EL2_n, nG asid=0:0x0010800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000010810000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000000800000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000010800000_NS +3508 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 DIRTY 0x000010800000_NS +3508 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800000_NS +3508 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800000_NS +3509 clk cpu0 IT (3473) 00092268:000010092268_NS a9427bf3 O EL2h_n : LDP x19,x30,[sp,#0x20] +3509 clk cpu0 MR8 0383c1b0:00001083c1b0_NS 00000000_00020c48 +3509 clk cpu0 MR8 0383c1b8:00001083c1b8_NS 00000000_00020cd0 +3509 clk cpu0 R X19 0000000000020C48 +3509 clk cpu0 R X30 0000000000020CD0 +3510 clk cpu0 IT (3474) 0009226c:00001009226c_NS a94153f5 O EL2h_n : LDP x21,x20,[sp,#0x10] +3510 clk cpu0 MR8 0383c1a0:00001083c1a0_NS 00000000_10420000 +3510 clk cpu0 MR8 0383c1a8:00001083c1a8_NS 00000000_80858510 +3510 clk cpu0 R X20 0000000080858510 +3510 clk cpu0 R X21 0000000010420000 +3511 clk cpu0 IT (3475) 00092270:000010092270_NS a8c35bf7 O EL2h_n : LDP x23,x22,[sp],#0x30 +3511 clk cpu0 MR8 0383c190:00001083c190_NS 00000000_00000000 +3511 clk cpu0 MR8 0383c198:00001083c198_NS 00000000_00003fff +3511 clk cpu0 R SP_EL2 000000000383C1C0 +3511 clk cpu0 R X22 0000000000003FFF +3511 clk cpu0 R X23 0000000000000000 +3512 clk cpu0 IT (3476) 00092274:000010092274_NS 140014a1 O EL2h_n : B 0x974f8 +3512 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a7 ALLOC 0x0000100974c0_NS +3512 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d31 ALLOC 0x0000100974c0_NS +3513 clk cpu0 IT (3477) 000974f8:0000100974f8_NS a9bf7bf3 O EL2h_n : STP x19,x30,[sp,#-0x10]! +3513 clk cpu0 MW8 0383c1b0:00001083c1b0_NS 00000000_00020c48 +3513 clk cpu0 MW8 0383c1b8:00001083c1b8_NS 00000000_00020cd0 +3513 clk cpu0 R SP_EL2 000000000383C1B0 +3514 clk cpu0 IT (3478) 000974fc:0000100974fc_NS d5033f9f O EL2h_n : DSB SY +3514 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a9 ALLOC 0x000010097500_NS +3514 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d41 ALLOC 0x000010097500_NS +3515 clk cpu0 IT (3479) 00097500:000010097500_NS f0030bf3 O EL2h_n : ADRP x19,0x6216500 +3515 clk cpu0 R X19 0000000006216000 +3516 clk cpu0 IT (3480) 00097504:000010097504_NS 91013273 O EL2h_n : ADD x19,x19,#0x4c +3516 clk cpu0 R X19 000000000621604C +3517 clk cpu0 IT (3481) 00097508:000010097508_NS 91001260 O EL2h_n : ADD x0,x19,#4 +3517 clk cpu0 R X0 0000000006216050 +3518 clk cpu0 IT (3482) 0009750c:00001009750c_NS 94003934 O EL2h_n : BL 0xa59dc +3518 clk cpu0 R X30 0000000000097510 +3519 clk cpu0 IT (3483) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +3520 clk cpu0 IT (3484) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +3520 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3520 clk cpu0 R DC CIVAC 00000000:06216050 +3520 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000015216040_NS +3520 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +3520 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +3520 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 CLEAN 0x000015216040_NS +3520 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +3521 clk cpu0 IT (3485) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +3522 clk cpu0 IT (3486) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +3523 clk cpu0 IT (3487) 00097510:000010097510_NS aa1303e0 O EL2h_n : MOV x0,x19 +3523 clk cpu0 R X0 000000000621604C +3524 clk cpu0 IT (3488) 00097514:000010097514_NS 94003932 O EL2h_n : BL 0xa59dc +3524 clk cpu0 R X30 0000000000097518 +3525 clk cpu0 IT (3489) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +3526 clk cpu0 IT (3490) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +3526 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3526 clk cpu0 R DC CIVAC 00000000:0621604c +3527 clk cpu0 IT (3491) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +3528 clk cpu0 IT (3492) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +3529 clk cpu0 IT (3493) 00097518:000010097518_NS 91004260 O EL2h_n : ADD x0,x19,#0x10 +3529 clk cpu0 R X0 000000000621605C +3530 clk cpu0 IT (3494) 0009751c:00001009751c_NS 94003930 O EL2h_n : BL 0xa59dc +3530 clk cpu0 R X30 0000000000097520 +3531 clk cpu0 IT (3495) 000a59dc:0000100a59dc_NS d5033f9f O EL2h_n : DSB SY +3532 clk cpu0 IT (3496) 000a59e0:0000100a59e0_NS d50b7e20 O EL2h_n : DC CIVAC,x0 +3532 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3532 clk cpu0 R DC CIVAC 00000000:0621605c +3533 clk cpu0 IT (3497) 000a59e4:0000100a59e4_NS d5033f9f O EL2h_n : DSB SY +3534 clk cpu0 IT (3498) 000a59e8:0000100a59e8_NS d65f03c0 O EL2h_n : RET +3535 clk cpu0 IT (3499) 00097520:000010097520_NS d5033f9f O EL2h_n : DSB SY +3536 clk cpu0 IT (3500) 00097524:000010097524_NS a8c17bf3 O EL2h_n : LDP x19,x30,[sp],#0x10 +3536 clk cpu0 MR8 0383c1b0:00001083c1b0_NS 00000000_00020c48 +3536 clk cpu0 MR8 0383c1b8:00001083c1b8_NS 00000000_00020cd0 +3536 clk cpu0 R SP_EL2 000000000383C1C0 +3536 clk cpu0 R X19 0000000000020C48 +3536 clk cpu0 R X30 0000000000020CD0 +3537 clk cpu0 IT (3501) 00097528:000010097528_NS d65f03c0 O EL2h_n : RET +3538 clk cpu0 IT (3502) 00020cd0:000010020cd0_NS d503201f O EL2h_n : NOP +3539 clk cpu0 IT (3503) 00020cd4:000010020cd4_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +3539 clk cpu0 MR8 0383c1c0:00001083c1c0_NS 00000000_00240000 +3539 clk cpu0 MR8 0383c1c8:00001083c1c8_NS 00000000_800003c5 +3539 clk cpu0 R SP_EL2 000000000383C1D0 +3539 clk cpu0 R X0 0000000000240000 +3539 clk cpu0 R X1 00000000800003C5 +3540 clk cpu0 IT (3504) 00020cd8:000010020cd8_NS d51c4020 O EL2h_n : MSR ELR_EL2,x0 +3540 clk cpu0 R ELR_EL2 00000000:00240000 +3541 clk cpu0 IT (3505) 00020cdc:000010020cdc_NS d51c4001 O EL2h_n : MSR SPSR_el2,x1 +3541 clk cpu0 R SPSR_EL2 00000000:800003c5 +3542 clk cpu0 IT (3506) 00020ce0:000010020ce0_NS 910403ff O EL2h_n : ADD sp,sp,#0x100 +3542 clk cpu0 R SP_EL2 000000000383C2D0 +3543 clk cpu0 IT (3507) 00020ce4:000010020ce4_NS d69f03e0 O EL2h_n : ERET +3543 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +3543 clk cpu0 R cpsr 800003c5 +3543 clk cpu0 R PMBIDR_EL1 00000030 +3543 clk cpu0 R TRBIDR_EL1 000000000000003b +3543 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +3543 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +3544 clk cpu0 IT (3508) 00240000 d2882000 O EL1h_n : MOV x0,#0x4100 +3544 clk cpu0 R X0 0000000000004100 +3545 clk cpu0 IT (3509) 00240004 d518d020 O EL1h_n : MSR CONTEXTIDR_EL1,x0 +3545 clk cpu0 R CONTEXTIDR_EL1 00000000:00004100 +3546 clk cpu0 IT (3510) 00240008 d5033fdf O EL1h_n : ISB +3546 clk cpu0 R PMBIDR_EL1 00000030 +3546 clk cpu0 R TRBIDR_EL1 000000000000003b +3547 clk cpu0 IT (3511) 0024000c d53800a0 O EL1h_n : MRS x0,MPIDR_EL1 +3547 clk cpu0 R X0 0000000080000000 +3548 clk cpu0 IT (3512) 00240010 9400009a O EL1h_n : BL 0x240278 +3548 clk cpu0 R X30 0000000000240014 +3549 clk cpu0 IT (3513) 00240278 aa0003e3 O EL1h_n : MOV x3,x0 +3549 clk cpu0 R X3 0000000080000000 +3550 clk cpu0 IT (3514) 0024027c d2800000 O EL1h_n : MOV x0,#0 +3550 clk cpu0 R X0 0000000000000000 +3551 clk cpu0 IT (3515) 00240280 10000182 O EL1h_n : ADR x2,0x2402b0 +3551 clk cpu0 R X2 00000000002402B0 +3552 clk cpu0 IT (3516) 00240284 f8607841 O EL1h_n : LDR x1,[x2,x0,LSL #3] +3552 clk cpu0 MR8 002402b0:0000002402b0_NS 00000000_80000000 +3552 clk cpu0 R X1 0000000080000000 +3553 clk cpu0 IT (3517) 00240288 eb01007f O EL1h_n : CMP x3,x1 +3553 clk cpu0 R cpsr 600003c5 +3554 clk cpu0 IT (3518) 0024028c 540000a0 O EL1h_n : B.EQ 0x2402a0 +3555 clk cpu0 IT (3519) 002402a0 d65f03c0 O EL1h_n : RET +3556 clk cpu0 IT (3520) 00240014 aa0003e1 O EL1h_n : MOV x1,x0 +3556 clk cpu0 R X1 0000000000000000 +3557 clk cpu0 IT (3521) 00240018 91000421 O EL1h_n : ADD x1,x1,#1 +3557 clk cpu0 R X1 0000000000000001 +3558 clk cpu0 IT (3522) 0024001c 100015e0 O EL1h_n : ADR x0,0x2402d8 +3558 clk cpu0 R X0 00000000002402D8 +3559 clk cpu0 IT (3523) 00240020 f9400000 O EL1h_n : LDR x0,[x0,#0] +3559 clk cpu0 MR8 002402d8:0000002402d8_NS 00000000_002406a0 +3559 clk cpu0 R X0 00000000002406A0 +3560 clk cpu0 IT (3524) 00240024 d2810002 O EL1h_n : MOV x2,#0x800 +3560 clk cpu0 R X2 0000000000000800 +3561 clk cpu0 IT (3525) 00240028 9b017c42 O EL1h_n : MUL x2,x2,x1 +3561 clk cpu0 R X2 0000000000000800 +3562 clk cpu0 IT (3526) 0024002c 8b020000 O EL1h_n : ADD x0,x0,x2 +3562 clk cpu0 R X0 0000000000240EA0 +3563 clk cpu0 IT (3527) 00240030 9100001f O EL1h_n : ADD sp,x0,#0 +3563 clk cpu0 R SP_EL1 0000000000240EA0 +3564 clk cpu0 IT (3528) 00240034 100015f5 O EL1h_n : ADR x21,0x2402f0 +3564 clk cpu0 R X21 00000000002402F0 +3565 clk cpu0 IT (3529) 00240038 f94002b5 O EL1h_n : LDR x21,[x21,#0] +3565 clk cpu0 MR8 002402f0:0000002402f0_NS 00000000_10440000 +3565 clk cpu0 R X21 0000000010440000 +3566 clk cpu0 IT (3530) 0024003c 58013322 O EL1h_n : LDR x2,0x2426a0 +3566 clk cpu0 MR8 002426a0:0000002426a0_NS 00000000_00240418 +3566 clk cpu0 R X2 0000000000240418 +3567 clk cpu0 IT (3531) 00240040 9102c042 O EL1h_n : ADD x2,x2,#0xb0 +3567 clk cpu0 R X2 00000000002404C8 +3568 clk cpu0 IT (3532) 00240044 f9400042 O EL1h_n : LDR x2,[x2,#0] +3568 clk cpu0 MR8 002404c8:0000002404c8_NS 00000005_45108510 +3568 clk cpu0 R X2 0000000545108510 +3569 clk cpu0 IT (3533) 00240048 92720442 O EL1h_n : AND x2,x2,#0xc000 +3569 clk cpu0 R X2 0000000000008000 +3570 clk cpu0 IT (3534) 0024004c d28001c4 O EL1h_n : MOV x4,#0xe +3570 clk cpu0 R X4 000000000000000E +3571 clk cpu0 IT (3535) 00240050 9ac42442 O EL1h_n : LSR x2,x2,x4 +3571 clk cpu0 R X2 0000000000000002 +3572 clk cpu0 IT (3536) 00240054 d2800183 O EL1h_n : MOV x3,#0xc +3572 clk cpu0 R X3 000000000000000C +3573 clk cpu0 IT (3537) 00240058 f100005f O EL1h_n : CMP x2,#0 +3573 clk cpu0 R cpsr 200003c5 +3574 clk cpu0 IS (3538) 0024005c 54000100 O EL1h_n : B.EQ 0x24007c +3575 clk cpu0 IT (3539) 00240060 d2800203 O EL1h_n : MOV x3,#0x10 +3575 clk cpu0 R X3 0000000000000010 +3576 clk cpu0 IT (3540) 00240064 f100045f O EL1h_n : CMP x2,#1 +3576 clk cpu0 R cpsr 200003c5 +3577 clk cpu0 IS (3541) 00240068 540000a0 O EL1h_n : B.EQ 0x24007c +3578 clk cpu0 IT (3542) 0024006c d28001c3 O EL1h_n : MOV x3,#0xe +3578 clk cpu0 R X3 000000000000000E +3579 clk cpu0 IT (3543) 00240070 f100085f O EL1h_n : CMP x2,#2 +3579 clk cpu0 R cpsr 600003c5 +3580 clk cpu0 IT (3544) 00240074 54000040 O EL1h_n : B.EQ 0x24007c +3581 clk cpu0 IT (3545) 0024007c d2800024 O EL1h_n : MOV x4,#1 +3581 clk cpu0 R X4 0000000000000001 +3582 clk cpu0 IT (3546) 00240080 9ac32096 O EL1h_n : LSL x22,x4,x3 +3582 clk cpu0 R X22 0000000000004000 +3583 clk cpu0 IT (3547) 00240084 d10006d6 O EL1h_n : SUB x22,x22,#1 +3583 clk cpu0 R X22 0000000000003FFF +3584 clk cpu0 IT (3548) 00240088 d53800a0 O EL1h_n : MRS x0,MPIDR_EL1 +3584 clk cpu0 R X0 0000000080000000 +3585 clk cpu0 IT (3549) 0024008c 9400007b O EL1h_n : BL 0x240278 +3585 clk cpu0 R X30 0000000000240090 +3586 clk cpu0 IT (3550) 00240278 aa0003e3 O EL1h_n : MOV x3,x0 +3586 clk cpu0 R X3 0000000080000000 +3587 clk cpu0 IT (3551) 0024027c d2800000 O EL1h_n : MOV x0,#0 +3587 clk cpu0 R X0 0000000000000000 +3588 clk cpu0 IT (3552) 00240280 10000182 O EL1h_n : ADR x2,0x2402b0 +3588 clk cpu0 R X2 00000000002402B0 +3589 clk cpu0 IT (3553) 00240284 f8607841 O EL1h_n : LDR x1,[x2,x0,LSL #3] +3589 clk cpu0 MR8 002402b0:0000002402b0_NS 00000000_80000000 +3589 clk cpu0 R X1 0000000080000000 +3590 clk cpu0 IT (3554) 00240288 eb01007f O EL1h_n : CMP x3,x1 +3590 clk cpu0 R cpsr 600003c5 +3591 clk cpu0 IT (3555) 0024028c 540000a0 O EL1h_n : B.EQ 0x2402a0 +3592 clk cpu0 IT (3556) 002402a0 d65f03c0 O EL1h_n : RET +3593 clk cpu0 IT (3557) 00240090 f100001f O EL1h_n : CMP x0,#0 +3593 clk cpu0 R cpsr 600003c5 +3594 clk cpu0 IT (3558) 00240094 54000040 O EL1h_n : B.EQ 0x24009c +3595 clk cpu0 IT (3559) 0024009c 10000ea0 O EL1h_n : ADR x0,0x240270 +3595 clk cpu0 R X0 0000000000240270 +3596 clk cpu0 IT (3560) 002400a0 d2800021 O EL1h_n : MOV x1,#1 +3596 clk cpu0 R X1 0000000000000001 +3597 clk cpu0 IT (3561) 002400a4 f9000001 O EL1h_n : STR x1,[x0,#0] +3597 clk cpu0 MW8 00240270:000000240270_NS 00000000_00000001 +3598 clk cpu0 IT (3562) 002400a8 10000e42 O EL1h_n : ADR x2,0x240270 +3598 clk cpu0 R X2 0000000000240270 +3599 clk cpu0 IT (3563) 002400ac f9400041 O EL1h_n : LDR x1,[x2,#0] +3599 clk cpu0 MR8 00240270:000000240270_NS 00000000_00000001 +3599 clk cpu0 R X1 0000000000000001 +3600 clk cpu0 IT (3564) 002400b0 f100003f O EL1h_n : CMP x1,#0 +3600 clk cpu0 R cpsr 200003c5 +3601 clk cpu0 IS (3565) 002400b4 54ffffa0 O EL1h_n : B.EQ 0x2400a8 +3602 clk cpu0 IT (3566) 002400b8 58012f80 O EL1h_n : LDR x0,0x2426a8 +3602 clk cpu0 MR8 002426a8:0000002426a8_NS 00000000_00240418 +3602 clk cpu0 R X0 0000000000240418 +3603 clk cpu0 IT (3567) 002400bc 91032000 O EL1h_n : ADD x0,x0,#0xc8 +3603 clk cpu0 R X0 00000000002404E0 +3604 clk cpu0 IT (3568) 002400c0 f9400000 O EL1h_n : LDR x0,[x0,#0] +3604 clk cpu0 MR8 002404e0:0000002404e0_NS 000000f0_ee0400ff +3604 clk cpu0 R X0 000000F0EE0400FF +3605 clk cpu0 IT (3569) 002400c4 d518a200 O EL1h_n : MSR MAIR_EL1,x0 +3605 clk cpu0 R MAIR_EL1 000000f0:ee0400ff +3606 clk cpu0 IT (3570) 002400c8 58012f40 O EL1h_n : LDR x0,0x2426b0 +3606 clk cpu0 MR8 002426b0:0000002426b0_NS 00000000_00240600 +3606 clk cpu0 R X0 0000000000240600 +3607 clk cpu0 IT (3571) 002400cc 9100a000 O EL1h_n : ADD x0,x0,#0x28 +3607 clk cpu0 R X0 0000000000240628 +3608 clk cpu0 IT (3572) 002400d0 f9400000 O EL1h_n : LDR x0,[x0,#0] +3608 clk cpu0 MR8 00240628:000000240628_NS 00000000_162b0000 +3608 clk cpu0 R X0 00000000162B0000 +3609 clk cpu0 IT (3573) 002400d4 d5182000 O EL1h_n : MSR TTBR0_EL1,x0 +3609 clk cpu0 R TTBR0_EL1 00000000:162b0000 +3610 clk cpu0 IT (3574) 002400d8 58012f00 O EL1h_n : LDR x0,0x2426b8 +3610 clk cpu0 MR8 002426b8:0000002426b8_NS 00000000_00240600 +3610 clk cpu0 R X0 0000000000240600 +3611 clk cpu0 IT (3575) 002400dc 91008000 O EL1h_n : ADD x0,x0,#0x20 +3611 clk cpu0 R X0 0000000000240620 +3612 clk cpu0 IT (3576) 002400e0 f9400000 O EL1h_n : LDR x0,[x0,#0] +3612 clk cpu0 MR8 00240620:000000240620_NS 00000005_45908510 +3612 clk cpu0 R X0 0000000545908510 +3613 clk cpu0 IT (3577) 002400e4 d5182040 O EL1h_n : MSR TCR_EL1,x0 +3613 clk cpu0 R TCR_EL1 00000005:45908510 +3614 clk cpu0 IT (3578) 002400e8 58012ed1 O EL1h_n : LDR x17,0x2426c0 +3614 clk cpu0 MR8 002426c0:0000002426c0_NS 00000000_00240418 +3614 clk cpu0 R X17 0000000000240418 +3615 clk cpu0 IT (3579) 002400ec 9102e231 O EL1h_n : ADD x17,x17,#0xb8 +3615 clk cpu0 R X17 00000000002404D0 +3616 clk cpu0 IT (3580) 002400f0 f9400231 O EL1h_n : LDR x17,[x17,#0] +3616 clk cpu0 MR8 002404d0:0000002404d0_NS 00000000_70250000 +3616 clk cpu0 R X17 0000000070250000 +3617 clk cpu0 IT (3581) 002400f4 58012eb2 O EL1h_n : LDR x18,0x2426c8 +3617 clk cpu0 MR8 002426c8:0000002426c8_NS 00000000_00240418 +3617 clk cpu0 R X18 0000000000240418 +3618 clk cpu0 IT (3582) 002400f8 91030252 O EL1h_n : ADD x18,x18,#0xc0 +3618 clk cpu0 R X18 00000000002404D8 +3619 clk cpu0 IT (3583) 002400fc f9400252 O EL1h_n : LDR x18,[x18,#0] +3619 clk cpu0 MR8 002404d8:0000002404d8_NS 00000000_610c0000 +3619 clk cpu0 R X18 00000000610C0000 +3620 clk cpu0 IT (3584) 00240100 10000e93 O EL1h_n : ADR x19,0x2402d0 +3620 clk cpu0 R X19 00000000002402D0 +3621 clk cpu0 IT (3585) 00240104 f9400273 O EL1h_n : LDR x19,[x19,#0] +3621 clk cpu0 MR8 002402d0:0000002402d0_NS 00000000_00040498 +3621 clk cpu0 R X19 0000000000040498 +3622 clk cpu0 IT (3586) 00240108 58012e54 O EL1h_n : LDR x20,0x2426d0 +3622 clk cpu0 MR8 002426d0:0000002426d0_NS 00000000_00240418 +3622 clk cpu0 R X20 0000000000240418 +3623 clk cpu0 IT (3587) 0024010c 9102c294 O EL1h_n : ADD x20,x20,#0xb0 +3623 clk cpu0 R X20 00000000002404C8 +3624 clk cpu0 IT (3588) 00240110 f9400294 O EL1h_n : LDR x20,[x20,#0] +3624 clk cpu0 MR8 002404c8:0000002404c8_NS 00000005_45108510 +3624 clk cpu0 R X20 0000000545108510 +3625 clk cpu0 IT (3589) 00240114 d508871f O EL1h_n : TLBI VMALLE1 +3625 clk cpu0 R TLBI VMALLE1 00000000:00000000 +3626 clk cpu0 IT (3590) 00240118 d5033f9f O EL1h_n : DSB SY +3627 clk cpu0 IT (3591) 0024011c d5033fdf O EL1h_n : ISB +3627 clk cpu0 R PMBIDR_EL1 00000030 +3627 clk cpu0 R TRBIDR_EL1 000000000000003b +3628 clk cpu0 IT (3592) 00240120 d5381000 O EL1h_n : MRS x0,SCTLR_EL1 +3628 clk cpu0 R X0 0000000030C50838 +3629 clk cpu0 IT (3593) 00240124 d28300a1 O EL1h_n : MOV x1,#0x1805 +3629 clk cpu0 R X1 0000000000001805 +3630 clk cpu0 IT (3594) 00240128 aa010000 O EL1h_n : ORR x0,x0,x1 +3630 clk cpu0 R X0 0000000030C5183D +3631 clk cpu0 IT (3595) 0024012c d2a00201 O EL1h_n : MOV x1,#0x100000 +3631 clk cpu0 R X1 0000000000100000 +3632 clk cpu0 IT (3596) 00240130 aa010000 O EL1h_n : ORR x0,x0,x1 +3632 clk cpu0 R X0 0000000030D5183D +3633 clk cpu0 IT (3597) 00240134 d2884003 O EL1h_n : MOV x3,#0x4200 +3633 clk cpu0 R X3 0000000000004200 +3634 clk cpu0 IT (3598) 00240138 d518d023 O EL1h_n : MSR CONTEXTIDR_EL1,x3 +3634 clk cpu0 R CONTEXTIDR_EL1 00000000:00004200 +3635 clk cpu0 IT (3599) 0024013c d5033fdf O EL1h_n : ISB +3635 clk cpu0 R PMBIDR_EL1 00000030 +3635 clk cpu0 R TRBIDR_EL1 000000000000003b +3636 clk cpu0 IT (3600) 00240140 94000030 O EL1h_n : BL 0x240200 +3636 clk cpu0 R X30 0000000000240144 +3637 clk cpu0 IT (3601) 00240200 d5181000 O EL1h_n : MSR SCTLR_EL1,x0 +3637 clk cpu0 R SCTLR_EL1 00000000:30d5183d +3638 clk cpu0 IT (3602) 00240204 d5033fdf O EL1h_n : ISB +3638 clk cpu0 R PMBIDR_EL1 00000030 +3638 clk cpu0 R TRBIDR_EL1 000000000000003b +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000162b0000_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0004 INVAL 0x000050210000 +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0004 ALLOC 0x0000162b0000_NS +3638 clk cpu0 TTW ITLB LPAE 1:0 0000162b0000 00000000162c0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162c0000 +3638 clk cpu0 TTW ITLB LPAE 1:1 0000162c0000 00000000162d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162d0000 +3638 clk cpu0 TTW ITLB LPAE 1:2 0000162d0000 00000000162f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162f0000 +3638 clk cpu0 TTW ITLB LPAE 1:3 0000162f0480 00000000002404c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000240000 +3638 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00240000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3638 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00240000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 CLEAN 0x000010800000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000010800000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000162c0000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000162b0000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000162d0000_NS +3638 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0025 ALLOC 0x0000162f0480_NS +3638 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 INVAL 0x000010090200_NS +3638 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 ALLOC 0x000000240200_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0005 INVAL 0x000060410000 +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0005 ALLOC 0x000010800000_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0006 INVAL 0x00002c1a0000 +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0006 ALLOC 0x0000162c0000_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0007 INVAL 0x000000800000_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0007 ALLOC 0x0000162d0000_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0121 ALLOC 0x0000162f0480_NS +3638 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0083 ALLOC 0x000000240200_NS +3639 clk cpu0 IT (3603) 00240208 d508871f O EL1h_n : TLBI VMALLE1 +3639 clk cpu0 R TLBI VMALLE1 00000000:00000000 +3640 clk cpu0 IT (3604) 0024020c d5033f9f O EL1h_n : DSB SY +3640 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x00240000_NS EL1_n vmid=0 +3640 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x00240000_NS EL1_n vmid=0 +3640 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000162d0000_NS +3640 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000162b0000_NS +3640 clk cpu0 TTW ITLB LPAE 1:0 0000162b0000 00000000162c0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162c0000 +3640 clk cpu0 TTW ITLB LPAE 1:1 0000162c0000 00000000162d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162d0000 +3640 clk cpu0 TTW ITLB LPAE 1:2 0000162d0000 00000000162f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162f0000 +3640 clk cpu0 TTW ITLB LPAE 1:3 0000162f0480 00000000002404c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000240000 +3640 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00240000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3640 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00240000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3640 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000162c0000_NS +3640 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000162d0000_NS +3641 clk cpu0 IT (3605) 00240210 d5033fdf O EL1h_n : ISB +3641 clk cpu0 R PMBIDR_EL1 00000030 +3641 clk cpu0 R TRBIDR_EL1 000000000000003b +3642 clk cpu0 IT (3606) 00240214 100000a0 O EL1h_n : ADR x0,0x240228 +3642 clk cpu0 R X0 0000000000240228 +3643 clk cpu0 IT (3607) 00240218 8a160000 O EL1h_n : AND x0,x0,x22 +3643 clk cpu0 R X0 0000000000000228 +3644 clk cpu0 IT (3608) 0024021c aa1503e1 O EL1h_n : MOV x1,x21 +3644 clk cpu0 R X1 0000000010440000 +3645 clk cpu0 IT (3609) 00240220 8b010000 O EL1h_n : ADD x0,x0,x1 +3645 clk cpu0 R X0 0000000010440228 +3646 clk cpu0 IT (3610) 00240224 d61f0000 O EL1h_n : BR x0 +3646 clk cpu0 R cpsr 200007c5 +3646 clk cpu0 TTW ITLB LPAE 1:0 0000162b0000 00000000162c0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162c0000 +3646 clk cpu0 TTW ITLB LPAE 1:1 0000162c0000 00000000162d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162d0000 +3646 clk cpu0 TTW ITLB LPAE 1:2 0000162d0040 00000000162e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162e0000 +3646 clk cpu0 TTW ITLB LPAE 1:3 0000162e0880 00000000002404c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000240000 +3646 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10440000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3646 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10440000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000162b0000_NS +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000162c0000_NS +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 CLEAN 0x000010810040_NS +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x000010810040_NS +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x0000162d0040_NS +3646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0044 ALLOC 0x0000162e0880_NS +3646 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0015 ALLOC 0x000010810040_NS +3646 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0016 ALLOC 0x0000162d0040_NS +3646 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0220 ALLOC 0x0000162e0880_NS +3647 clk cpu0 IT (3611) 10440228:000000240228_NS d5182032 O EL1h_n : MSR TTBR1_EL1,x18 +3647 clk cpu0 R cpsr 200003c5 +3647 clk cpu0 R TTBR1_EL1 00000000:610c0000 +3648 clk cpu0 IT (3612) 1044022c:00000024022c_NS d5182011 O EL1h_n : MSR TTBR0_EL1,x17 +3648 clk cpu0 R TTBR0_EL1 00000000:70250000 +3649 clk cpu0 IT (3613) 10440230:000000240230_NS d5182054 O EL1h_n : MSR TCR_EL1,x20 +3649 clk cpu0 R TCR_EL1 00000005:45108510 +3650 clk cpu0 IT (3614) 10440234:000000240234_NS d5033fdf O EL1h_n : ISB +3650 clk cpu0 R PMBIDR_EL1 00000030 +3650 clk cpu0 R TRBIDR_EL1 000000000000003b +3651 clk cpu0 IT (3615) 10440238:000000240238_NS d508871f O EL1h_n : TLBI VMALLE1 +3651 clk cpu0 R TLBI VMALLE1 00000000:00000000 +3652 clk cpu0 IT (3616) 1044023c:00000024023c_NS d5033f9f O EL1h_n : DSB SY +3652 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x00240000_NS EL1_n vmid=0 +3652 clk cpu0 TLB EVICT cpu.cpu0.ITLB 16K 0x10440000_NS EL1_n vmid=0 +3652 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x00240000_NS EL1_n vmid=0 +3652 clk cpu0 TLB EVICT cpu.cpu0.S1TLB 16K 0x10440000_NS EL1_n vmid=0 +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000162d0000_NS +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d INVAL 0x0000702e0000_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d ALLOC 0x000070250000_NS +3652 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3652 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3652 clk cpu0 TTW ITLB LPAE 1:2 000070450040 00000000162a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000162a0000 +3652 clk cpu0 TTW ITLB LPAE 1:3 0000162a0880 00000000002404c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000240000 +3652 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x10440000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3652 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x10440000_NS EL1_n vmid=0:0x0000240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000162c0000_NS +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x0000162d0040_NS +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000070450040_NS +3652 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0045 ALLOC 0x0000162a0880_NS +3652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0012 INVAL 0x000010094240 +3652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0012 ALLOC 0x000000240240_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e INVAL 0x0000702f0000_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e ALLOC 0x000070440000_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0017 ALLOC 0x000070450040_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0221 ALLOC 0x0000162a0880_NS +3652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0091 ALLOC 0x000000240240_NS +3653 clk cpu0 IT (3617) 10440240:000000240240_NS d5033fdf O EL1h_n : ISB +3653 clk cpu0 R PMBIDR_EL1 00000030 +3653 clk cpu0 R TRBIDR_EL1 000000000000003b +3654 clk cpu0 IT (3618) 10440244:000000240244_NS aa1303e0 O EL1h_n : MOV x0,x19 +3654 clk cpu0 R X0 0000000000040498 +3655 clk cpu0 IT (3619) 10440248:000000240248_NS d61f0000 O EL1h_n : BR x0 +3655 clk cpu0 R cpsr 200007c5 +3655 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3655 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3655 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3655 clk cpu0 TTW ITLB LPAE 1:3 000070460080 00000000100404c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010040000 +3655 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00040000_NS EL1_n vmid=0:0x0010040000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3655 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00040000_NS EL1_n vmid=0:0x0010040000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +3655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +3655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 CLEAN 0x000010810080_NS +3655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 INVAL 0x000010810080_NS +3655 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000070460080_NS +3655 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0025 INVAL 0x000010094480 +3655 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0025 ALLOC 0x000010040480_NS +3655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0002 INVAL 0x000061070000 +3655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0002 ALLOC 0x000070450000_NS +3655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0023 ALLOC 0x000010810080_NS +3655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0024 ALLOC 0x000070460080_NS +3655 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0122 ALLOC 0x000010040480_NS +3656 clk cpu0 IT (3620) 00040498:000010040498_NS d2886003 O EL1h_n : MOV x3,#0x4300 +3656 clk cpu0 R cpsr 200003c5 +3656 clk cpu0 R X3 0000000000004300 +3657 clk cpu0 IT (3621) 0004049c:00001004049c_NS d518d023 O EL1h_n : MSR CONTEXTIDR_EL1,x3 +3657 clk cpu0 R CONTEXTIDR_EL1 00000000:00004300 +3658 clk cpu0 IT (3622) 000404a0:0000100404a0_NS d5033fdf O EL1h_n : ISB +3658 clk cpu0 R PMBIDR_EL1 00000030 +3658 clk cpu0 R TRBIDR_EL1 000000000000003b +3659 clk cpu0 IT (3623) 000404a4:0000100404a4_NS d53800a0 O EL1h_n : MRS x0,MPIDR_EL1 +3659 clk cpu0 R X0 0000000080000000 +3660 clk cpu0 IT (3624) 000404a8:0000100404a8_NS 94019535 O EL1h_n : BL 0xa597c +3660 clk cpu0 R X30 00000000000404AC +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +3660 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3660 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3660 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3660 clk cpu0 TTW ITLB LPAE 1:3 000070460148 00000000100a44c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x00000000100a4000 +3660 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x000a4000_NS EL1_n vmid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3660 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x000a4000_NS EL1_n vmid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000a INVAL 0x00002c1a0140 +3660 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 000a ALLOC 0x000070460140_NS +3660 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0053 ALLOC 0x000070460140_NS +3661 clk cpu0 IT (3625) 000a597c:0000100a597c_NS aa0003e3 O EL1h_n : MOV x3,x0 +3661 clk cpu0 R X3 0000000080000000 +3662 clk cpu0 IT (3626) 000a5980:0000100a5980_NS d2800000 O EL1h_n : MOV x0,#0 +3662 clk cpu0 R X0 0000000000000000 +3663 clk cpu0 IT (3627) 000a5984:0000100a5984_NS 10000162 O EL1h_n : ADR x2,0xa59b0 +3663 clk cpu0 R X2 00000000000A59B0 +3664 clk cpu0 IT (3628) 000a5988:0000100a5988_NS f8607841 O EL1h_n : LDR x1,[x2,x0,LSL #3] +3664 clk cpu0 MR8 000a59b0:0000100a59b0_NS 00000000_80000000 +3664 clk cpu0 R X1 0000000080000000 +3664 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x000a4000_NS EL1_n vmid=0:0x00100a4000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3665 clk cpu0 IT (3629) 000a598c:0000100a598c_NS eb01007f O EL1h_n : CMP x3,x1 +3665 clk cpu0 R cpsr 600003c5 +3666 clk cpu0 IT (3630) 000a5990:0000100a5990_NS 540000a0 O EL1h_n : B.EQ 0xa59a4 +3667 clk cpu0 IT (3631) 000a59a4:0000100a59a4_NS d65f03c0 O EL1h_n : RET +3668 clk cpu0 IT (3632) 000404ac:0000100404ac_NS aa0003e1 O EL1h_n : MOV x1,x0 +3668 clk cpu0 R X1 0000000000000000 +3669 clk cpu0 IT (3633) 000404b0:0000100404b0_NS d51bd061 O EL1h_n : MSR TPIDRRO_EL0,x1 +3669 clk cpu0 R TPIDRRO_EL0 00000000:00000000 +3670 clk cpu0 IT (3634) 000404b4:0000100404b4_NS d5033fdf O EL1h_n : ISB +3670 clk cpu0 R PMBIDR_EL1 00000030 +3670 clk cpu0 R TRBIDR_EL1 000000000000003b +3671 clk cpu0 IT (3635) 000404b8:0000100404b8_NS d2800043 O EL1h_n : MOV x3,#2 +3671 clk cpu0 R X3 0000000000000002 +3672 clk cpu0 IT (3636) 000404bc:0000100404bc_NS 9b017c63 O EL1h_n : MUL x3,x3,x1 +3672 clk cpu0 R X3 0000000000000000 +3672 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x0000100104c0_NS +3672 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x0000100404c0_NS +3672 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0133 ALLOC 0x0000100404c0_NS +3673 clk cpu0 IT (3637) 000404c0:0000100404c0_NS 91000063 O EL1h_n : ADD x3,x3,#0 +3673 clk cpu0 R X3 0000000000000000 +3674 clk cpu0 IT (3638) 000404c4:0000100404c4_NS 58001720 O EL1h_n : LDR x0,0x407a8 +3674 clk cpu0 MR8 000407a8:0000100407a8_NS 00000000_03800010 +3674 clk cpu0 R X0 0000000003800010 +3674 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00040000_NS EL1_n vmid=0:0x0010040000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3674 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003c ALLOC 0x000010040780_NS +3674 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e0 ALLOC 0x000010040780_NS +3675 clk cpu0 IT (3639) 000404c8:0000100404c8_NS d2810002 O EL1h_n : MOV x2,#0x800 +3675 clk cpu0 R X2 0000000000000800 +3676 clk cpu0 IT (3640) 000404cc:0000100404cc_NS 91000463 O EL1h_n : ADD x3,x3,#1 +3676 clk cpu0 R X3 0000000000000001 +3677 clk cpu0 IT (3641) 000404d0:0000100404d0_NS 9b037c42 O EL1h_n : MUL x2,x2,x3 +3677 clk cpu0 R X2 0000000000000800 +3678 clk cpu0 IT (3642) 000404d4:0000100404d4_NS 8b020000 O EL1h_n : ADD x0,x0,x2 +3678 clk cpu0 R X0 0000000003800810 +3679 clk cpu0 IT (3643) 000404d8:0000100404d8_NS 9100001f O EL1h_n : ADD sp,x0,#0 +3679 clk cpu0 R SP_EL1 0000000003800810 +3680 clk cpu0 IT (3644) 000404dc:0000100404dc_NS 10fa5920 O EL1h_n : ADR x0,0x35000 +3680 clk cpu0 R X0 0000000000035000 +3681 clk cpu0 IT (3645) 000404e0:0000100404e0_NS d518c000 O EL1h_n : MSR VBAR_EL1,x0 +3681 clk cpu0 R VBAR_EL1 00000000:00035000 +3682 clk cpu0 IT (3646) 000404e4:0000100404e4_NS d5033fdf O EL1h_n : ISB +3682 clk cpu0 R PMBIDR_EL1 00000030 +3682 clk cpu0 R TRBIDR_EL1 000000000000003b +3683 clk cpu0 IT (3647) 000404e8:0000100404e8_NS 100014c0 O EL1h_n : ADR x0,0x40780 +3683 clk cpu0 R X0 0000000000040780 +3684 clk cpu0 IT (3648) 000404ec:0000100404ec_NS f9400000 O EL1h_n : LDR x0,[x0,#0] +3684 clk cpu0 MR8 00040780:000010040780_NS 00000000_00000003 +3684 clk cpu0 R X0 0000000000000003 +3685 clk cpu0 IT (3649) 000404f0:0000100404f0_NS 94016edc O EL1h_n : BL 0x9c060 +3685 clk cpu0 R X30 00000000000404F4 +3685 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3685 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3685 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3685 clk cpu0 TTW ITLB LPAE 1:3 000070460138 000000001009c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001009c000 +3685 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x0009c000_NS EL1_n vmid=0:0x001009c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3685 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0009c000_NS EL1_n vmid=0:0x001009c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3685 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +3685 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +3685 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0009 INVAL 0x000000800100_NS +3685 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0009 ALLOC 0x000070460100_NS +3685 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0043 ALLOC 0x000070460100_NS +3686 clk cpu0 IT (3650) 0009c060:00001009c060_NS f81f0ffe O EL1h_n : STR x30,[sp,#-0x10]! +3686 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3686 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3686 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +3686 clk cpu0 TTW DTLB LPAE 1:3 000070473000 0000000010800423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010800000 +3686 clk cpu0 MW8 03800800:000010800800_NS 00000000_000404f4 +3686 clk cpu0 R SP_EL1 0000000003800800 +3686 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03800000_NS EL1_n vmid=0:0x0010800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3686 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03800000_NS EL1_n vmid=0:0x0010800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0181 ALLOC 0x000070473000_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0040 INVAL 0x000070220800 +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0040 ALLOC 0x000010800800_NS +3686 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0040 DIRTY 0x000010800800_NS +3686 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c01 ALLOC 0x000070473000_NS +3686 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800800_NS +3686 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800800_NS +3687 clk cpu0 IT (3651) 0009c064:00001009c064_NS 7100141f O EL1h_n : CMP w0,#5 +3687 clk cpu0 R cpsr 800003c5 +3688 clk cpu0 IT (3652) 0009c068:00001009c068_NS 540002a1 O EL1h_n : B.NE 0x9c0bc +3689 clk cpu0 IT (3653) 0009c0bc:00001009c0bc_NS d0030bc8 O EL1h_n : ADRP x8,0x62160bc +3689 clk cpu0 R X8 0000000006216000 +3690 clk cpu0 IT (3654) 0009c0c0:00001009c0c0_NS b900f900 O EL1h_n : STR w0,[x8,#0xf8] +3690 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3690 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3690 clk cpu0 TTW DTLB LPAE 1:2 000070450018 0000000016290003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000016290000 +3690 clk cpu0 TTW DTLB LPAE 1:3 000016290428 0000000015214463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000015214000 +3690 clk cpu0 MW4 062160f8:0000152160f8_NS 00000003 +3690 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x06214000_NS EL1_n vmid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3690 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x06214000_NS EL1_n vmid=0:0x0015214000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0020 INVAL 0x000070230400 +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0020 ALLOC 0x000016290400_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +3690 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000152160c0_NS +3690 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0104 ALLOC 0x000016290400_NS +3690 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000152160c0_NS +3690 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000152160c0_NS +3691 clk cpu0 IT (3655) 0009c0c4:00001009c0c4_NS d5033f9f O EL1h_n : DSB SY +3692 clk cpu0 IT (3656) 0009c0c8:00001009c0c8_NS f84107fe O EL1h_n : LDR x30,[sp],#0x10 +3692 clk cpu0 MR8 03800800:000010800800_NS 00000000_000404f4 +3692 clk cpu0 R SP_EL1 0000000003800810 +3692 clk cpu0 R X30 00000000000404F4 +3693 clk cpu0 IT (3657) 0009c0cc:00001009c0cc_NS d65f03c0 O EL1h_n : RET +3694 clk cpu0 IT (3658) 000404f4:0000100404f4_NS 10001520 O EL1h_n : ADR x0,0x40798 +3694 clk cpu0 R X0 0000000000040798 +3695 clk cpu0 IT (3659) 000404f8:0000100404f8_NS f9400000 O EL1h_n : LDR x0,[x0,#0] +3695 clk cpu0 MR8 00040798:000010040798_NS 00000000_00000000 +3695 clk cpu0 R X0 0000000000000000 +3696 clk cpu0 IT (3660) 000404fc:0000100404fc_NS 94016eae O EL1h_n : BL 0x9bfb4 +3696 clk cpu0 R X30 0000000000040500 +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +3696 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3696 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3696 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3696 clk cpu0 TTW ITLB LPAE 1:3 000070460130 00000000100984c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010098000 +3696 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00098000_NS EL1_n vmid=0:0x0010098000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3696 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00098000_NS EL1_n vmid=0:0x0010098000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +3696 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +3697 clk cpu0 IT (3661) 0009bfb4:00001009bfb4_NS f0030bc8 O EL1h_n : ADRP x8,0x6216fb4 +3697 clk cpu0 R X8 0000000006216000 +3698 clk cpu0 IT (3662) 0009bfb8:00001009bfb8_NS b9010100 O EL1h_n : STR w0,[x8,#0x100] +3698 clk cpu0 MW4 06216100:000015216100_NS 00000000 +3699 clk cpu0 IT (3663) 0009bfbc:00001009bfbc_NS d5033f9f O EL1h_n : DSB SY +3700 clk cpu0 IT (3664) 0009bfc0:00001009bfc0_NS d65f03c0 O EL1h_n : RET +3700 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x000010098500_NS +3700 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x000010040500_NS +3700 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0142 ALLOC 0x000010040500_NS +3701 clk cpu0 IT (3665) 00040500:000010040500_NS 10001500 O EL1h_n : ADR x0,0x407a0 +3701 clk cpu0 R X0 00000000000407A0 +3702 clk cpu0 IT (3666) 00040504:000010040504_NS b9400000 O EL1h_n : LDR w0,[x0,#0] +3702 clk cpu0 MR4 000407a0:0000100407a0_NS 00030001 +3702 clk cpu0 R X0 0000000000030001 +3703 clk cpu0 IT (3667) 00040508:000010040508_NS 94016ea7 O EL1h_n : BL 0x9bfa4 +3703 clk cpu0 R X30 000000000004050C +3704 clk cpu0 IT (3668) 0009bfa4:00001009bfa4_NS f0030bc8 O EL1h_n : ADRP x8,0x6216fa4 +3704 clk cpu0 R X8 0000000006216000 +3705 clk cpu0 IT (3669) 0009bfa8:00001009bfa8_NS b9010900 O EL1h_n : STR w0,[x8,#0x108] +3705 clk cpu0 MW4 06216108:000015216108_NS 00030001 +3706 clk cpu0 IT (3670) 0009bfac:00001009bfac_NS d5033f9f O EL1h_n : DSB SY +3707 clk cpu0 IT (3671) 0009bfb0:00001009bfb0_NS d65f03c0 O EL1h_n : RET +3708 clk cpu0 IT (3672) 0004050c:00001004050c_NS d2800000 O EL1h_n : MOV x0,#0 +3708 clk cpu0 R X0 0000000000000000 +3709 clk cpu0 IT (3673) 00040510:000010040510_NS d5184000 O EL1h_n : MSR SPSR_el1,x0 +3709 clk cpu0 R SPSR_EL1 00000000:00000000 +3710 clk cpu0 IT (3674) 00040514:000010040514_NS d2800020 O EL1h_n : MOV x0,#1 +3710 clk cpu0 R X0 0000000000000001 +3711 clk cpu0 IT (3675) 00040518:000010040518_NS 94016d66 O EL1h_n : BL 0x9bab0 +3711 clk cpu0 R X30 000000000004051C +3712 clk cpu0 IT (3676) 0009bab0:00001009bab0_NS 17ffeedd O EL1h_n : B 0x97624 +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +3712 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3712 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3712 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3712 clk cpu0 TTW ITLB LPAE 1:3 000070460128 00000000100944c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010094000 +3712 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00094000_NS EL1_n vmid=0:0x0010094000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3712 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00094000_NS EL1_n vmid=0:0x0010094000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +3712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +3713 clk cpu0 IT (3677) 00097624:000010097624_NS a9be53f5 O EL1h_n : STP x21,x20,[sp,#-0x20]! +3713 clk cpu0 MW8 038007f0:0000108007f0_NS 00000000_10440000 +3713 clk cpu0 MW8 038007f8:0000108007f8_NS 00000005_45108510 +3713 clk cpu0 R SP_EL1 00000000038007F0 +3713 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003e ALLOC 0x0000108007c0_NS +3713 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003e DIRTY 0x0000108007c0_NS +3713 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108007c0_NS +3713 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108007c0_NS +3714 clk cpu0 IT (3678) 00097628:000010097628_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +3714 clk cpu0 MW8 03800800:000010800800_NS 00000000_00040498 +3714 clk cpu0 MW8 03800808:000010800808_NS 00000000_0004051c +3715 clk cpu0 IT (3679) 0009762c:00001009762c_NS f0030bf3 O EL1h_n : ADRP x19,0x621662c +3715 clk cpu0 R X19 0000000006216000 +3716 clk cpu0 IT (3680) 00097630:000010097630_NS 91013273 O EL1h_n : ADD x19,x19,#0x4c +3716 clk cpu0 R X19 000000000621604C +3717 clk cpu0 IT (3681) 00097634:000010097634_NS 52800048 O EL1h_n : MOV w8,#2 +3717 clk cpu0 R X8 0000000000000002 +3718 clk cpu0 IT (3682) 00097638:000010097638_NS aa1303f4 O EL1h_n : MOV x20,x19 +3718 clk cpu0 R X20 000000000621604C +3719 clk cpu0 IT (3683) 0009763c:00001009763c_NS aa1303f5 O EL1h_n : MOV x21,x19 +3719 clk cpu0 R X21 000000000621604C +3720 clk cpu0 IT (3684) 00097640:000010097640_NS b8004e88 O EL1h_n : STR w8,[x20,#4]! +3720 clk cpu0 MW4 06216050:000015216050_NS 00000002 +3720 clk cpu0 R X20 0000000006216050 +3720 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +3720 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000015216040_NS +3720 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000015216040_NS +3720 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000015216040_NS +3721 clk cpu0 IT (3685) 00097644:000010097644_NS b80106a0 O EL1h_n : STR w0,[x21],#0x10 +3721 clk cpu0 MW4 0621604c:00001521604c_NS 00000001 +3721 clk cpu0 R X21 000000000621605C +3722 clk cpu0 IT (3686) 00097648:000010097648_NS 2a0003e1 O EL1h_n : MOV w1,w0 +3722 clk cpu0 R X1 0000000000000001 +3723 clk cpu0 IT (3687) 0009764c:00001009764c_NS aa1503e0 O EL1h_n : MOV x0,x21 +3723 clk cpu0 R X0 000000000621605C +3724 clk cpu0 IT (3688) 00097650:000010097650_NS 94001749 O EL1h_n : BL 0x9d374 +3724 clk cpu0 R X30 0000000000097654 +3725 clk cpu0 IT (3689) 0009d374:00001009d374_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +3725 clk cpu0 MW8 038007d0:0000108007d0_NS 00000000_06216050 +3725 clk cpu0 R SP_EL1 00000000038007D0 +3726 clk cpu0 IT (3690) 0009d378:00001009d378_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +3726 clk cpu0 MW8 038007e0:0000108007e0_NS 00000000_0621604c +3726 clk cpu0 MW8 038007e8:0000108007e8_NS 00000000_00097654 +3727 clk cpu0 IT (3691) 0009d37c:00001009d37c_NS 2a0103f4 O EL1h_n : MOV w20,w1 +3727 clk cpu0 R X20 0000000000000001 +3728 clk cpu0 IT (3692) 0009d380:00001009d380_NS aa0003f3 O EL1h_n : MOV x19,x0 +3728 clk cpu0 R X19 000000000621605C +3729 clk cpu0 IT (3693) 0009d384:00001009d384_NS 940027b7 O EL1h_n : BL 0xa7260 +3729 clk cpu0 R X30 000000000009D388 +3730 clk cpu0 IT (3694) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +3730 clk cpu0 R X0 0000000000000000 +3731 clk cpu0 IT (3695) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +3731 clk cpu0 R cpsr 800007c5 +3732 clk cpu0 IT (3696) 0009d388:00001009d388_NS b9000fe0 O EL1h_n : STR w0,[sp,#0xc] +3732 clk cpu0 MW4 038007dc:0000108007dc_NS 00000000 +3732 clk cpu0 R cpsr 800003c5 +3733 clk cpu0 IT (3697) 0009d38c:00001009d38c_NS b9400fe8 O EL1h_n : LDR w8,[sp,#0xc] +3733 clk cpu0 MR4 038007dc:0000108007dc_NS 00000000 +3733 clk cpu0 R X8 0000000000000000 +3734 clk cpu0 IT (3698) 0009d390:00001009d390_NS 91000e69 O EL1h_n : ADD x9,x19,#3 +3734 clk cpu0 R X9 000000000621605F +3735 clk cpu0 IT (3699) 0009d394:00001009d394_NS 38686928 O EL1h_n : LDRB w8,[x9,x8] +3735 clk cpu0 MR1 0621605f:00001521605f_NS 00 +3735 clk cpu0 R X8 0000000000000000 +3736 clk cpu0 IT (3700) 0009d398:00001009d398_NS b9400fea O EL1h_n : LDR w10,[sp,#0xc] +3736 clk cpu0 MR4 038007dc:0000108007dc_NS 00000000 +3736 clk cpu0 R X10 0000000000000000 +3737 clk cpu0 IT (3701) 0009d39c:00001009d39c_NS 2a2803e8 O EL1h_n : MVN w8,w8 +3737 clk cpu0 R X8 00000000FFFFFFFF +3738 clk cpu0 IT (3702) 0009d3a0:00001009d3a0_NS 382a6928 O EL1h_n : STRB w8,[x9,x10] +3738 clk cpu0 MW1 0621605f:00001521605f_NS ff +3739 clk cpu0 IT (3703) 0009d3a4:00001009d3a4_NS d5033f9f O EL1h_n : DSB SY +3740 clk cpu0 IT (3704) 0009d3a8:00001009d3a8_NS aa1303e0 O EL1h_n : MOV x0,x19 +3740 clk cpu0 R X0 000000000621605C +3741 clk cpu0 IT (3705) 0009d3ac:00001009d3ac_NS 97ffed6c O EL1h_n : BL 0x9895c +3741 clk cpu0 R X30 000000000009D3B0 +3742 clk cpu0 IT (3706) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +3742 clk cpu0 R X8 0000000006216000 +3743 clk cpu0 IT (3707) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +3743 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3743 clk cpu0 R X8 0000000000000001 +3744 clk cpu0 IT (3708) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +3744 clk cpu0 R cpsr 800003c5 +3745 clk cpu0 IT (3709) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +3746 clk cpu0 IT (3710) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +3747 clk cpu0 IT (3711) 0009d3b0:00001009d3b0_NS 39400668 O EL1h_n : LDRB w8,[x19,#1] +3747 clk cpu0 MR1 0621605d:00001521605d_NS 00 +3747 clk cpu0 R X8 0000000000000000 +3748 clk cpu0 IT (3712) 0009d3b4:00001009d3b4_NS 11000508 O EL1h_n : ADD w8,w8,#1 +3748 clk cpu0 R X8 0000000000000001 +3749 clk cpu0 IT (3713) 0009d3b8:00001009d3b8_NS 39000668 O EL1h_n : STRB w8,[x19,#1] +3749 clk cpu0 MW1 0621605d:00001521605d_NS 01 +3750 clk cpu0 IT (3714) 0009d3bc:00001009d3bc_NS 39400668 O EL1h_n : LDRB w8,[x19,#1] +3750 clk cpu0 MR1 0621605d:00001521605d_NS 01 +3750 clk cpu0 R X8 0000000000000001 +3751 clk cpu0 IT (3715) 0009d3c0:00001009d3c0_NS 6b14011f O EL1h_n : CMP w8,w20 +3751 clk cpu0 R cpsr 600003c5 +3752 clk cpu0 IS (3716) 0009d3c4:00001009d3c4_NS 540002c1 O EL1h_n : B.NE 0x9d41c +3753 clk cpu0 IT (3717) 0009d3c8:00001009d3c8_NS 3900067f O EL1h_n : STRB wzr,[x19,#1] +3753 clk cpu0 MW1 0621605d:00001521605d_NS 00 +3754 clk cpu0 IT (3718) 0009d3cc:00001009d3cc_NS b9000bff O EL1h_n : STR wzr,[sp,#8] +3754 clk cpu0 MW4 038007d8:0000108007d8_NS 00000000 +3755 clk cpu0 IT (3719) 0009d3d0:00001009d3d0_NS b0030bc8 O EL1h_n : ADRP x8,0x62163d0 +3755 clk cpu0 R X8 0000000006216000 +3756 clk cpu0 IT (3720) 0009d3d4:00001009d3d4_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +3756 clk cpu0 MR4 038007d8:0000108007d8_NS 00000000 +3756 clk cpu0 R X9 0000000000000000 +3757 clk cpu0 IT (3721) 0009d3d8:00001009d3d8_NS b9404d0a O EL1h_n : LDR w10,[x8,#0x4c] +3757 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3757 clk cpu0 R X10 0000000000000001 +3758 clk cpu0 IT (3722) 0009d3dc:00001009d3dc_NS 6b0a013f O EL1h_n : CMP w9,w10 +3758 clk cpu0 R cpsr 800003c5 +3759 clk cpu0 IS (3723) 0009d3e0:00001009d3e0_NS 54000142 O EL1h_n : B.CS 0x9d408 +3760 clk cpu0 IT (3724) 0009d3e4:00001009d3e4_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +3760 clk cpu0 MR4 038007dc:0000108007dc_NS 00000000 +3760 clk cpu0 R X9 0000000000000000 +3761 clk cpu0 IT (3725) 0009d3e8:00001009d3e8_NS 91000e6a O EL1h_n : ADD x10,x19,#3 +3761 clk cpu0 R X10 000000000621605F +3762 clk cpu0 IT (3726) 0009d3ec:00001009d3ec_NS 38696949 O EL1h_n : LDRB w9,[x10,x9] +3762 clk cpu0 MR1 0621605f:00001521605f_NS ff +3762 clk cpu0 R X9 00000000000000FF +3763 clk cpu0 IT (3727) 0009d3f0:00001009d3f0_NS b9400beb O EL1h_n : LDR w11,[sp,#8] +3763 clk cpu0 MR4 038007d8:0000108007d8_NS 00000000 +3763 clk cpu0 R X11 0000000000000000 +3764 clk cpu0 IT (3728) 0009d3f4:00001009d3f4_NS 382b6949 O EL1h_n : STRB w9,[x10,x11] +3764 clk cpu0 MW1 0621605f:00001521605f_NS ff +3765 clk cpu0 IT (3729) 0009d3f8:00001009d3f8_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +3765 clk cpu0 MR4 038007d8:0000108007d8_NS 00000000 +3765 clk cpu0 R X9 0000000000000000 +3766 clk cpu0 IT (3730) 0009d3fc:00001009d3fc_NS 11000529 O EL1h_n : ADD w9,w9,#1 +3766 clk cpu0 R X9 0000000000000001 +3767 clk cpu0 IT (3731) 0009d400:00001009d400_NS b9000be9 O EL1h_n : STR w9,[sp,#8] +3767 clk cpu0 MW4 038007d8:0000108007d8_NS 00000001 +3768 clk cpu0 IT (3732) 0009d404:00001009d404_NS 17fffff4 O EL1h_n : B 0x9d3d4 +3769 clk cpu0 IT (3733) 0009d3d4:00001009d3d4_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +3769 clk cpu0 MR4 038007d8:0000108007d8_NS 00000001 +3769 clk cpu0 R X9 0000000000000001 +3770 clk cpu0 IT (3734) 0009d3d8:00001009d3d8_NS b9404d0a O EL1h_n : LDR w10,[x8,#0x4c] +3770 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3770 clk cpu0 R X10 0000000000000001 +3771 clk cpu0 IT (3735) 0009d3dc:00001009d3dc_NS 6b0a013f O EL1h_n : CMP w9,w10 +3771 clk cpu0 R cpsr 600003c5 +3772 clk cpu0 IT (3736) 0009d3e0:00001009d3e0_NS 54000142 O EL1h_n : B.CS 0x9d408 +3773 clk cpu0 IT (3737) 0009d408:00001009d408_NS d5033fbf O EL1h_n : DMB SY +3774 clk cpu0 IT (3738) 0009d40c:00001009d40c_NS b9400fe8 O EL1h_n : LDR w8,[sp,#0xc] +3774 clk cpu0 MR4 038007dc:0000108007dc_NS 00000000 +3774 clk cpu0 R X8 0000000000000000 +3775 clk cpu0 IT (3739) 0009d410:00001009d410_NS 8b080268 O EL1h_n : ADD x8,x19,x8 +3775 clk cpu0 R X8 000000000621605C +3776 clk cpu0 IT (3740) 0009d414:00001009d414_NS 39400d08 O EL1h_n : LDRB w8,[x8,#3] +3776 clk cpu0 MR1 0621605f:00001521605f_NS ff +3776 clk cpu0 R X8 00000000000000FF +3777 clk cpu0 IT (3741) 0009d418:00001009d418_NS 39000a68 O EL1h_n : STRB w8,[x19,#2] +3777 clk cpu0 MW1 0621605e:00001521605e_NS ff +3778 clk cpu0 IT (3742) 0009d41c:00001009d41c_NS d5033f9f O EL1h_n : DSB SY +3779 clk cpu0 IT (3743) 0009d420:00001009d420_NS aa1303e0 O EL1h_n : MOV x0,x19 +3779 clk cpu0 R X0 000000000621605C +3780 clk cpu0 IT (3744) 0009d424:00001009d424_NS 97fff985 O EL1h_n : BL 0x9ba38 +3780 clk cpu0 R X30 000000000009D428 +3781 clk cpu0 IT (3745) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +3782 clk cpu0 IT (3746) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +3782 clk cpu0 R X8 0000000006216000 +3783 clk cpu0 IT (3747) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +3783 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3783 clk cpu0 R X8 0000000000000001 +3784 clk cpu0 IT (3748) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +3784 clk cpu0 R cpsr 800003c5 +3785 clk cpu0 IT (3749) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +3786 clk cpu0 IT (3750) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +3787 clk cpu0 IT (3751) 0009d428:00001009d428_NS 39400a68 O EL1h_n : LDRB w8,[x19,#2] +3787 clk cpu0 MR1 0621605e:00001521605e_NS ff +3787 clk cpu0 R X8 00000000000000FF +3788 clk cpu0 IT (3752) 0009d42c:00001009d42c_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +3788 clk cpu0 MR4 038007dc:0000108007dc_NS 00000000 +3788 clk cpu0 R X9 0000000000000000 +3789 clk cpu0 IT (3753) 0009d430:00001009d430_NS 8b090269 O EL1h_n : ADD x9,x19,x9 +3789 clk cpu0 R X9 000000000621605C +3790 clk cpu0 IT (3754) 0009d434:00001009d434_NS 39400d29 O EL1h_n : LDRB w9,[x9,#3] +3790 clk cpu0 MR1 0621605f:00001521605f_NS ff +3790 clk cpu0 R X9 00000000000000FF +3791 clk cpu0 IT (3755) 0009d438:00001009d438_NS 6b09011f O EL1h_n : CMP w8,w9 +3791 clk cpu0 R cpsr 600003c5 +3792 clk cpu0 IT (3756) 0009d43c:00001009d43c_NS 54000060 O EL1h_n : B.EQ 0x9d448 +3793 clk cpu0 IT (3757) 0009d448:00001009d448_NS d5033fbf O EL1h_n : DMB SY +3794 clk cpu0 IT (3758) 0009d44c:00001009d44c_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +3794 clk cpu0 MR8 038007e0:0000108007e0_NS 00000000_0621604c +3794 clk cpu0 MR8 038007e8:0000108007e8_NS 00000000_00097654 +3794 clk cpu0 R X19 000000000621604C +3794 clk cpu0 R X30 0000000000097654 +3795 clk cpu0 IT (3759) 0009d450:00001009d450_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +3795 clk cpu0 MR8 038007d0:0000108007d0_NS 00000000_06216050 +3795 clk cpu0 R SP_EL1 00000000038007F0 +3795 clk cpu0 R X20 0000000006216050 +3796 clk cpu0 IT (3760) 0009d454:00001009d454_NS d65f03c0 O EL1h_n : RET +3797 clk cpu0 IT (3761) 00097654:000010097654_NS d5033f9f O EL1h_n : DSB SY +3798 clk cpu0 IT (3762) 00097658:000010097658_NS aa1403e0 O EL1h_n : MOV x0,x20 +3798 clk cpu0 R X0 0000000006216050 +3799 clk cpu0 IT (3763) 0009765c:00001009765c_NS 940038e0 O EL1h_n : BL 0xa59dc +3799 clk cpu0 R X30 0000000000097660 +3800 clk cpu0 IT (3764) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +3801 clk cpu0 IT (3765) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +3801 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3801 clk cpu0 R DC CIVAC 00000000:06216050 +3801 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000015216040_NS +3801 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +3801 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +3801 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 CLEAN 0x000015216040_NS +3801 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +3802 clk cpu0 IT (3766) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +3803 clk cpu0 IT (3767) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +3804 clk cpu0 IT (3768) 00097660:000010097660_NS aa1303e0 O EL1h_n : MOV x0,x19 +3804 clk cpu0 R X0 000000000621604C +3805 clk cpu0 IT (3769) 00097664:000010097664_NS 940038de O EL1h_n : BL 0xa59dc +3805 clk cpu0 R X30 0000000000097668 +3806 clk cpu0 IT (3770) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +3807 clk cpu0 IT (3771) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +3807 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3807 clk cpu0 R DC CIVAC 00000000:0621604c +3808 clk cpu0 IT (3772) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +3809 clk cpu0 IT (3773) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +3810 clk cpu0 IT (3774) 00097668:000010097668_NS aa1503e0 O EL1h_n : MOV x0,x21 +3810 clk cpu0 R X0 000000000621605C +3811 clk cpu0 IT (3775) 0009766c:00001009766c_NS 940038dc O EL1h_n : BL 0xa59dc +3811 clk cpu0 R X30 0000000000097670 +3812 clk cpu0 IT (3776) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +3813 clk cpu0 IT (3777) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +3813 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +3813 clk cpu0 R DC CIVAC 00000000:0621605c +3814 clk cpu0 IT (3778) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +3815 clk cpu0 IT (3779) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +3816 clk cpu0 IT (3780) 00097670:000010097670_NS d5033f9f O EL1h_n : DSB SY +3817 clk cpu0 IT (3781) 00097674:000010097674_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +3817 clk cpu0 MR8 03800800:000010800800_NS 00000000_00040498 +3817 clk cpu0 MR8 03800808:000010800808_NS 00000000_0004051c +3817 clk cpu0 R X19 0000000000040498 +3817 clk cpu0 R X30 000000000004051C +3818 clk cpu0 IT (3782) 00097678:000010097678_NS a8c253f5 O EL1h_n : LDP x21,x20,[sp],#0x20 +3818 clk cpu0 MR8 038007f0:0000108007f0_NS 00000000_10440000 +3818 clk cpu0 MR8 038007f8:0000108007f8_NS 00000005_45108510 +3818 clk cpu0 R SP_EL1 0000000003800810 +3818 clk cpu0 R X20 0000000545108510 +3818 clk cpu0 R X21 0000000010440000 +3819 clk cpu0 IT (3783) 0009767c:00001009767c_NS d65f03c0 O EL1h_n : RET +3820 clk cpu0 IT (3784) 0004051c:00001004051c_NS d2800000 O EL1h_n : MOV x0,#0 +3820 clk cpu0 R X0 0000000000000000 +3821 clk cpu0 IT (3785) 00040520:000010040520_NS 94015936 O EL1h_n : BL 0x969f8 +3821 clk cpu0 R X30 0000000000040524 +3821 clk cpu0 CACHE cpu.cpu0.l1icache LINE 014e ALLOC 0x0000100969c0_NS +3821 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1a70 ALLOC 0x0000100969c0_NS +3822 clk cpu0 IT (3786) 000969f8:0000100969f8_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +3822 clk cpu0 MW8 03800800:000010800800_NS 00000000_00040498 +3822 clk cpu0 MW8 03800808:000010800808_NS 00000000_00040524 +3822 clk cpu0 R SP_EL1 0000000003800800 +3823 clk cpu0 IT (3787) 000969fc:0000100969fc_NS f0fffda1 O EL1h_n : ADRP x1,0x4d9fc +3823 clk cpu0 R X1 000000000004D000 +3823 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0150 ALLOC 0x000010096a00_NS +3823 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1a80 ALLOC 0x000010096a00_NS +3824 clk cpu0 IT (3788) 00096a00:000010096a00_NS 2a0003f3 O EL1h_n : MOV w19,w0 +3824 clk cpu0 R X19 0000000000000000 +3825 clk cpu0 IT (3789) 00096a04:000010096a04_NS 912e8821 O EL1h_n : ADD x1,x1,#0xba2 +3825 clk cpu0 R X1 000000000004DBA2 +3826 clk cpu0 IT (3790) 00096a08:000010096a08_NS 52800020 O EL1h_n : MOV w0,#1 +3826 clk cpu0 R X0 0000000000000001 +3827 clk cpu0 IT (3791) 00096a0c:000010096a0c_NS 940016b0 O EL1h_n : BL 0x9c4cc +3827 clk cpu0 R X30 0000000000096A10 +3827 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x0000100404c0_NS +3827 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x00001009c4c0_NS +3828 clk cpu0 IT (3792) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +3828 clk cpu0 R SP_EL1 0000000003800770 +3829 clk cpu0 IT (3793) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +3829 clk cpu0 R X8 0000000006216000 +3830 clk cpu0 IT (3794) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +3830 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +3830 clk cpu0 R X8 0000000000000003 +3831 clk cpu0 IT (3795) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +3831 clk cpu0 MW8 038007e0:0000108007e0_NS 00000000_10440000 +3831 clk cpu0 MW8 038007e8:0000108007e8_NS 00000005_45108510 +3832 clk cpu0 IT (3796) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +3832 clk cpu0 MW8 038007f0:0000108007f0_NS 00000000_00000000 +3832 clk cpu0 MW8 038007f8:0000108007f8_NS 00000000_00096a10 +3833 clk cpu0 IT (3797) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +3833 clk cpu0 MW8 03800770:000010800770_NS 00000000_00000800 +3833 clk cpu0 MW8 03800778:000010800778_NS 00000000_00000001 +3833 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003b ALLOC 0x000010800740_NS +3833 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003b DIRTY 0x000010800740_NS +3833 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800740_NS +3833 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800740_NS +3834 clk cpu0 IT (3798) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +3834 clk cpu0 R cpsr 200003c5 +3835 clk cpu0 IT (3799) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +3835 clk cpu0 MW8 03800780:000010800780_NS 00000000_00000001 +3835 clk cpu0 MW8 03800788:000010800788_NS 00000000_00000000 +3835 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d ALLOC 0x000010800780_NS +3835 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d DIRTY 0x000010800780_NS +3835 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800780_NS +3835 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800780_NS +3836 clk cpu0 IT (3800) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +3836 clk cpu0 MW8 03800790:000010800790_NS 00000000_00000000 +3836 clk cpu0 MW8 03800798:000010800798_NS 00000000_00000000 +3837 clk cpu0 IT (3801) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +3837 clk cpu0 MW8 038007d0:0000108007d0_NS 00000000_00000000 +3837 clk cpu0 MW8 038007d8:0000108007d8_NS 00000000_00000000 +3838 clk cpu0 IT (3802) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +3838 clk cpu0 MW8 038007c0:0000108007c0_NS 00000000_00000000 +3838 clk cpu0 MW8 038007c8:0000108007c8_NS 00000000_00000000 +3839 clk cpu0 IS (3803) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +3840 clk cpu0 IT (3804) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +3840 clk cpu0 R X20 0000000003008000 +3840 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x000010040500_NS +3840 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x00001009c500_NS +3841 clk cpu0 IT (3805) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +3841 clk cpu0 R X20 0000000003008528 +3842 clk cpu0 IT (3806) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +3842 clk cpu0 R X0 0000000003008528 +3843 clk cpu0 IT (3807) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +3843 clk cpu0 R X19 000000000004DBA2 +3844 clk cpu0 IT (3808) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +3844 clk cpu0 R X30 000000000009C510 +3845 clk cpu0 IT (3809) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +3845 clk cpu0 R X8 0000000006216000 +3846 clk cpu0 IT (3810) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +3846 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +3846 clk cpu0 R X8 0000000000000001 +3846 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +3846 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +3847 clk cpu0 IT (3811) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +3847 clk cpu0 R cpsr 800003c5 +3848 clk cpu0 IT (3812) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +3849 clk cpu0 IT (3813) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +3850 clk cpu0 IT (3814) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +3850 clk cpu0 R X9 0000000003800770 +3851 clk cpu0 IT (3815) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +3851 clk cpu0 R X8 00000000FFFFFFD0 +3852 clk cpu0 IT (3816) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +3852 clk cpu0 R X10 0000000003800800 +3853 clk cpu0 IT (3817) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +3853 clk cpu0 R X9 00000000038007A0 +3854 clk cpu0 IT (3818) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +3854 clk cpu0 R X0 0000000000000000 +3855 clk cpu0 IT (3819) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +3855 clk cpu0 R X1 0000000000000000 +3856 clk cpu0 IT (3820) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +3856 clk cpu0 R X2 0000000000000000 +3857 clk cpu0 IT (3821) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +3857 clk cpu0 MW8 038007d8:0000108007d8_NS 00000000_ffffffd0 +3858 clk cpu0 IT (3822) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +3858 clk cpu0 MW8 038007c0:0000108007c0_NS 00000000_03800800 +3858 clk cpu0 MW8 038007c8:0000108007c8_NS 00000000_038007a0 +3859 clk cpu0 IT (3823) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +3860 clk cpu0 IT (3824) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +3860 clk cpu0 MR8 038007c8:0000108007c8_NS 00000000_038007a0 +3860 clk cpu0 MR8 038007d0:0000108007d0_NS 00000000_00000000 +3860 clk cpu0 R X8 0000000000000000 +3860 clk cpu0 R X10 00000000038007A0 +3861 clk cpu0 IT (3825) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +3861 clk cpu0 MR8 038007c0:0000108007c0_NS 00000000_03800800 +3861 clk cpu0 R X9 0000000003800800 +3862 clk cpu0 IT (3826) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +3862 clk cpu0 MR8 038007d8:0000108007d8_NS 00000000_ffffffd0 +3862 clk cpu0 R X11 00000000FFFFFFD0 +3863 clk cpu0 IT (3827) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +3863 clk cpu0 R X21 0000000000000000 +3864 clk cpu0 IT (3828) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +3864 clk cpu0 R X1 00000000038007A0 +3865 clk cpu0 IT (3829) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +3865 clk cpu0 R X0 000000000004DBA2 +3866 clk cpu0 IT (3830) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +3866 clk cpu0 MW8 038007a8:0000108007a8_NS 00000000_038007a0 +3866 clk cpu0 MW8 038007b0:0000108007b0_NS 00000000_00000000 +3867 clk cpu0 IT (3831) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +3867 clk cpu0 MW8 038007a0:0000108007a0_NS 00000000_03800800 +3868 clk cpu0 IT (3832) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +3868 clk cpu0 MW8 038007b8:0000108007b8_NS 00000000_ffffffd0 +3869 clk cpu0 IT (3833) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +3869 clk cpu0 R X30 000000000009C560 +3869 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +3869 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +3869 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3869 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3869 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3869 clk cpu0 TTW ITLB LPAE 1:3 000070460120 00000000100904c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010090000 +3869 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00090000_NS EL1_n vmid=0:0x0010090000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3869 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00090000_NS EL1_n vmid=0:0x0010090000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3869 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +3869 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +3870 clk cpu0 IT (3834) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +3870 clk cpu0 R SP_EL1 00000000038006D0 +3871 clk cpu0 IT (3835) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +3871 clk cpu0 MW8 03800760:000010800760_NS 00000000_0004dba2 +3871 clk cpu0 MW8 03800768:000010800768_NS 00000000_0009c560 +3872 clk cpu0 IT (3836) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +3872 clk cpu0 R X19 00000000038007A0 +3873 clk cpu0 IT (3837) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +3873 clk cpu0 R X1 000000000004C000 +3874 clk cpu0 IT (3838) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +3874 clk cpu0 MW8 03800750:000010800750_NS 00000000_00000000 +3874 clk cpu0 MW8 03800758:000010800758_NS 00000000_03008528 +3875 clk cpu0 IT (3839) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +3875 clk cpu0 R X20 000000000004DBA2 +3876 clk cpu0 IT (3840) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +3876 clk cpu0 R X1 000000000004C00B +3877 clk cpu0 IT (3841) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +3877 clk cpu0 R X0 00000000038006D4 +3878 clk cpu0 IT (3842) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +3878 clk cpu0 R X2 000000000000003B +3879 clk cpu0 IT (3843) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +3879 clk cpu0 MW8 03800710:000010800710_NS 00000000_00000000 +3879 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 ALLOC 0x000010800700_NS +3879 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 DIRTY 0x000010800700_NS +3879 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800700_NS +3879 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800700_NS +3880 clk cpu0 IT (3844) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +3880 clk cpu0 MW8 03800720:000010800720_NS 00000000_00000000 +3880 clk cpu0 MW8 03800728:000010800728_NS 00000000_00000000 +3881 clk cpu0 IT (3845) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +3881 clk cpu0 MW8 03800730:000010800730_NS 00000000_00000000 +3881 clk cpu0 MW8 03800738:000010800738_NS 00000000_00000000 +3882 clk cpu0 IT (3846) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +3882 clk cpu0 MW8 03800740:000010800740_NS 00000000_00000000 +3882 clk cpu0 MW8 03800748:000010800748_NS 00000000_00003fff +3883 clk cpu0 IT (3847) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +3883 clk cpu0 R X30 0000000000092B80 +3883 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3883 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3883 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3883 clk cpu0 TTW ITLB LPAE 1:3 000070460020 00000000100104c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010010000 +3883 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00010000_NS EL1_n vmid=0:0x0010010000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3883 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00010000_NS EL1_n vmid=0:0x0010010000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070460000_NS +3883 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 INVAL 0x00001009c4c0_NS +3883 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0026 ALLOC 0x0000100104c0_NS +3883 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0001 INVAL 0x000061060000 +3883 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0001 ALLOC 0x000070460000_NS +3884 clk cpu0 IT (3848) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +3884 clk cpu0 MW8 038006c0:0000108006c0_NS 00000000_038007a0 +3884 clk cpu0 MW8 038006c8:0000108006c8_NS 00000000_00092b80 +3884 clk cpu0 R SP_EL1 00000000038006C0 +3884 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 CLEAN 0x0000108206c0_NS +3884 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 INVAL 0x0000108206c0_NS +3884 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 ALLOC 0x0000108006c0_NS +3884 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 DIRTY 0x0000108006c0_NS +3884 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01b1 ALLOC 0x0000108206c0_NS +3884 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000108006c0_NS +3884 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000108006c0_NS +3885 clk cpu0 IT (3849) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +3885 clk cpu0 R X19 00000000038006D4 +3886 clk cpu0 IT (3850) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +3886 clk cpu0 R X30 00000000000104DC +3887 clk cpu0 IT (3851) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +3887 clk cpu0 R cpsr 200003c5 +3888 clk cpu0 IS (3852) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +3889 clk cpu0 IT (3853) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +3889 clk cpu0 R cpsr 400003c5 +3890 clk cpu0 IT (3854) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +3891 clk cpu0 IT (3855) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +3891 clk cpu0 R cpsr 000003c5 +3891 clk cpu0 R X10 0000000000000003 +3892 clk cpu0 IS (3856) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +3893 clk cpu0 IT (3857) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +3893 clk cpu0 R X9 0000000000000020 +3894 clk cpu0 IT (3858) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +3894 clk cpu0 R X8 000000000004C008 +3895 clk cpu0 IT (3859) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +3895 clk cpu0 R cpsr 200003c5 +3896 clk cpu0 IT (3860) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +3896 clk cpu0 R X9 0000000000000008 +3897 clk cpu0 IS (3861) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +3898 clk cpu0 IT (3862) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +3898 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +3898 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +3898 clk cpu0 TTW DTLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +3898 clk cpu0 TTW DTLB LPAE 1:3 000070460098 000000001004c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001004c000 +3898 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +3898 clk cpu0 R X12 000000000A00000A +3898 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0004c000_NS EL1_n vmid=0:0x001004c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3898 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0004c000_NS EL1_n vmid=0:0x001004c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070460000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +3898 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +3899 clk cpu0 IT (3863) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +3899 clk cpu0 R X10 0000000000000018 +3900 clk cpu0 IT (3864) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +3900 clk cpu0 R X11 000000000000003B +3901 clk cpu0 IT (3865) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3901 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +3901 clk cpu0 R X8 000000000004C00C +3901 clk cpu0 R X13 000000006F727245 +3902 clk cpu0 IT (3866) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3902 clk cpu0 R X12 000000000000000A +3903 clk cpu0 IT (3867) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3903 clk cpu0 R X11 0000000000000037 +3904 clk cpu0 IT (3868) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3904 clk cpu0 R cpsr 200003c5 +3905 clk cpu0 IT (3869) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3905 clk cpu0 R X14 0000000072724500 +3906 clk cpu0 IT (3870) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3906 clk cpu0 R X12 000000007272450A +3907 clk cpu0 IT (3871) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3907 clk cpu0 MW4 038006d4:0000108006d4_NS 7272450a +3907 clk cpu0 R X0 00000000038006D8 +3908 clk cpu0 IT (3872) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3908 clk cpu0 R X12 000000006F727245 +3909 clk cpu0 IT (3873) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3910 clk cpu0 IT (3874) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3910 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +3910 clk cpu0 R X8 000000000004C010 +3910 clk cpu0 R X13 0000000049203A72 +3911 clk cpu0 IT (3875) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3911 clk cpu0 R X12 000000000000006F +3912 clk cpu0 IT (3876) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3912 clk cpu0 R X11 0000000000000033 +3913 clk cpu0 IT (3877) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3913 clk cpu0 R cpsr 200003c5 +3914 clk cpu0 IT (3878) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3914 clk cpu0 R X14 00000000203A7200 +3915 clk cpu0 IT (3879) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3915 clk cpu0 R X12 00000000203A726F +3916 clk cpu0 IT (3880) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3916 clk cpu0 MW4 038006d8:0000108006d8_NS 203a726f +3916 clk cpu0 R X0 00000000038006DC +3917 clk cpu0 IT (3881) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3917 clk cpu0 R X12 0000000049203A72 +3918 clk cpu0 IT (3882) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3919 clk cpu0 IT (3883) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3919 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +3919 clk cpu0 R X8 000000000004C014 +3919 clk cpu0 R X13 0000000067656C6C +3920 clk cpu0 IT (3884) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3920 clk cpu0 R X12 0000000000000049 +3921 clk cpu0 IT (3885) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3921 clk cpu0 R X11 000000000000002F +3922 clk cpu0 IT (3886) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3922 clk cpu0 R cpsr 200003c5 +3923 clk cpu0 IT (3887) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3923 clk cpu0 R X14 00000000656C6C00 +3924 clk cpu0 IT (3888) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3924 clk cpu0 R X12 00000000656C6C49 +3925 clk cpu0 IT (3889) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3925 clk cpu0 MW4 038006dc:0000108006dc_NS 656c6c49 +3925 clk cpu0 R X0 00000000038006E0 +3926 clk cpu0 IT (3890) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3926 clk cpu0 R X12 0000000067656C6C +3927 clk cpu0 IT (3891) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3928 clk cpu0 IT (3892) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3928 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +3928 clk cpu0 R X8 000000000004C018 +3928 clk cpu0 R X13 0000000066206C61 +3929 clk cpu0 IT (3893) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3929 clk cpu0 R X12 0000000000000067 +3930 clk cpu0 IT (3894) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3930 clk cpu0 R X11 000000000000002B +3931 clk cpu0 IT (3895) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3931 clk cpu0 R cpsr 200003c5 +3932 clk cpu0 IT (3896) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3932 clk cpu0 R X14 00000000206C6100 +3933 clk cpu0 IT (3897) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3933 clk cpu0 R X12 00000000206C6167 +3934 clk cpu0 IT (3898) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3934 clk cpu0 MW4 038006e0:0000108006e0_NS 206c6167 +3934 clk cpu0 R X0 00000000038006E4 +3935 clk cpu0 IT (3899) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3935 clk cpu0 R X12 0000000066206C61 +3936 clk cpu0 IT (3900) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3937 clk cpu0 IT (3901) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3937 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +3937 clk cpu0 R X8 000000000004C01C +3937 clk cpu0 R X13 00000000616D726F +3938 clk cpu0 IT (3902) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3938 clk cpu0 R X12 0000000000000066 +3939 clk cpu0 IT (3903) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3939 clk cpu0 R X11 0000000000000027 +3940 clk cpu0 IT (3904) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3940 clk cpu0 R cpsr 200003c5 +3941 clk cpu0 IT (3905) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3941 clk cpu0 R X14 000000006D726F00 +3942 clk cpu0 IT (3906) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3942 clk cpu0 R X12 000000006D726F66 +3943 clk cpu0 IT (3907) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3943 clk cpu0 MW4 038006e4:0000108006e4_NS 6d726f66 +3943 clk cpu0 R X0 00000000038006E8 +3944 clk cpu0 IT (3908) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3944 clk cpu0 R X12 00000000616D726F +3945 clk cpu0 IT (3909) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3946 clk cpu0 IT (3910) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3946 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +3946 clk cpu0 R X8 000000000004C020 +3946 clk cpu0 R X13 0000000070732074 +3947 clk cpu0 IT (3911) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3947 clk cpu0 R X12 0000000000000061 +3948 clk cpu0 IT (3912) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3948 clk cpu0 R X11 0000000000000023 +3949 clk cpu0 IT (3913) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3949 clk cpu0 R cpsr 200003c5 +3950 clk cpu0 IT (3914) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3950 clk cpu0 R X14 0000000073207400 +3951 clk cpu0 IT (3915) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3951 clk cpu0 R X12 0000000073207461 +3952 clk cpu0 IT (3916) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3952 clk cpu0 MW4 038006e8:0000108006e8_NS 73207461 +3952 clk cpu0 R X0 00000000038006EC +3953 clk cpu0 IT (3917) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3953 clk cpu0 R X12 0000000070732074 +3954 clk cpu0 IT (3918) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3955 clk cpu0 IT (3919) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3955 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +3955 clk cpu0 R X8 000000000004C024 +3955 clk cpu0 R X13 0000000066696365 +3956 clk cpu0 IT (3920) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3956 clk cpu0 R X12 0000000000000070 +3957 clk cpu0 IT (3921) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3957 clk cpu0 R X11 000000000000001F +3958 clk cpu0 IT (3922) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3958 clk cpu0 R cpsr 200003c5 +3959 clk cpu0 IT (3923) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3959 clk cpu0 R X14 0000000069636500 +3960 clk cpu0 IT (3924) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3960 clk cpu0 R X12 0000000069636570 +3961 clk cpu0 IT (3925) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3961 clk cpu0 MW4 038006ec:0000108006ec_NS 69636570 +3961 clk cpu0 R X0 00000000038006F0 +3962 clk cpu0 IT (3926) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3962 clk cpu0 R X12 0000000066696365 +3963 clk cpu0 IT (3927) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3964 clk cpu0 IT (3928) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3964 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +3964 clk cpu0 R X8 000000000004C028 +3964 clk cpu0 R X13 0000000020726569 +3965 clk cpu0 IT (3929) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3965 clk cpu0 R X12 0000000000000066 +3966 clk cpu0 IT (3930) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3966 clk cpu0 R X11 000000000000001B +3967 clk cpu0 IT (3931) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3967 clk cpu0 R cpsr 200003c5 +3968 clk cpu0 IT (3932) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3968 clk cpu0 R X14 0000000072656900 +3969 clk cpu0 IT (3933) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3969 clk cpu0 R X12 0000000072656966 +3970 clk cpu0 IT (3934) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3970 clk cpu0 MW4 038006f0:0000108006f0_NS 72656966 +3970 clk cpu0 R X0 00000000038006F4 +3971 clk cpu0 IT (3935) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3971 clk cpu0 R X12 0000000020726569 +3972 clk cpu0 IT (3936) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3973 clk cpu0 IT (3937) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3973 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +3973 clk cpu0 R X8 000000000004C02C +3973 clk cpu0 R X13 0000000064657375 +3974 clk cpu0 IT (3938) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3974 clk cpu0 R X12 0000000000000020 +3975 clk cpu0 IT (3939) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3975 clk cpu0 R X11 0000000000000017 +3976 clk cpu0 IT (3940) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3976 clk cpu0 R cpsr 200003c5 +3977 clk cpu0 IT (3941) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3977 clk cpu0 R X14 0000000065737500 +3978 clk cpu0 IT (3942) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3978 clk cpu0 R X12 0000000065737520 +3979 clk cpu0 IT (3943) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3979 clk cpu0 MW4 038006f4:0000108006f4_NS 65737520 +3979 clk cpu0 R X0 00000000038006F8 +3980 clk cpu0 IT (3944) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3980 clk cpu0 R X12 0000000064657375 +3981 clk cpu0 IT (3945) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3982 clk cpu0 IT (3946) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3982 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +3982 clk cpu0 R X8 000000000004C030 +3982 clk cpu0 R X13 000000005F27203A +3983 clk cpu0 IT (3947) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3983 clk cpu0 R X12 0000000000000064 +3984 clk cpu0 IT (3948) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3984 clk cpu0 R X11 0000000000000013 +3985 clk cpu0 IT (3949) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3985 clk cpu0 R cpsr 200003c5 +3986 clk cpu0 IT (3950) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3986 clk cpu0 R X14 0000000027203A00 +3987 clk cpu0 IT (3951) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3987 clk cpu0 R X12 0000000027203A64 +3988 clk cpu0 IT (3952) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3988 clk cpu0 MW4 038006f8:0000108006f8_NS 27203a64 +3988 clk cpu0 R X0 00000000038006FC +3989 clk cpu0 IT (3953) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3989 clk cpu0 R X12 000000005F27203A +3990 clk cpu0 IT (3954) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +3991 clk cpu0 IT (3955) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +3991 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +3991 clk cpu0 R X8 000000000004C034 +3991 clk cpu0 R X13 0000000045202E27 +3992 clk cpu0 IT (3956) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +3992 clk cpu0 R X12 000000000000005F +3993 clk cpu0 IT (3957) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +3993 clk cpu0 R X11 000000000000000F +3994 clk cpu0 IT (3958) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +3994 clk cpu0 R cpsr 200003c5 +3995 clk cpu0 IT (3959) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +3995 clk cpu0 R X14 00000000202E2700 +3996 clk cpu0 IT (3960) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +3996 clk cpu0 R X12 00000000202E275F +3997 clk cpu0 IT (3961) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +3997 clk cpu0 MW4 038006fc:0000108006fc_NS 202e275f +3997 clk cpu0 R X0 0000000003800700 +3998 clk cpu0 IT (3962) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +3998 clk cpu0 R X12 0000000045202E27 +3999 clk cpu0 IT (3963) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +4000 clk cpu0 IT (3964) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +4000 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +4000 clk cpu0 R X8 000000000004C038 +4000 clk cpu0 R X13 000000006E69646E +4001 clk cpu0 IT (3965) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +4001 clk cpu0 R X12 0000000000000045 +4002 clk cpu0 IT (3966) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +4002 clk cpu0 R X11 000000000000000B +4003 clk cpu0 IT (3967) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +4003 clk cpu0 R cpsr 200003c5 +4004 clk cpu0 IT (3968) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +4004 clk cpu0 R X14 0000000069646E00 +4005 clk cpu0 IT (3969) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +4005 clk cpu0 R X12 0000000069646E45 +4006 clk cpu0 IT (3970) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +4006 clk cpu0 MW4 03800700:000010800700_NS 69646e45 +4006 clk cpu0 R X0 0000000003800704 +4007 clk cpu0 IT (3971) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +4007 clk cpu0 R X12 000000006E69646E +4008 clk cpu0 IT (3972) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +4009 clk cpu0 IT (3973) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +4009 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +4009 clk cpu0 R X8 000000000004C03C +4009 clk cpu0 R X13 0000000065542067 +4010 clk cpu0 IT (3974) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +4010 clk cpu0 R X12 000000000000006E +4011 clk cpu0 IT (3975) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +4011 clk cpu0 R X11 0000000000000007 +4012 clk cpu0 IT (3976) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +4012 clk cpu0 R cpsr 200003c5 +4013 clk cpu0 IT (3977) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +4013 clk cpu0 R X14 0000000054206700 +4014 clk cpu0 IT (3978) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +4014 clk cpu0 R X12 000000005420676E +4015 clk cpu0 IT (3979) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +4015 clk cpu0 MW4 03800704:000010800704_NS 5420676e +4015 clk cpu0 R X0 0000000003800708 +4016 clk cpu0 IT (3980) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +4016 clk cpu0 R X12 0000000065542067 +4017 clk cpu0 IT (3981) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +4018 clk cpu0 IT (3982) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +4018 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +4018 clk cpu0 R X8 000000000004C040 +4018 clk cpu0 R X13 000000000A2E7473 +4018 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x000070450040_NS +4018 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x00001004c040_NS +4019 clk cpu0 IT (3983) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +4019 clk cpu0 R X12 0000000000000065 +4020 clk cpu0 IT (3984) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +4020 clk cpu0 R X11 0000000000000003 +4021 clk cpu0 IT (3985) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +4021 clk cpu0 R cpsr 600003c5 +4022 clk cpu0 IT (3986) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +4022 clk cpu0 R X14 000000002E747300 +4023 clk cpu0 IT (3987) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +4023 clk cpu0 R X12 000000002E747365 +4024 clk cpu0 IT (3988) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +4024 clk cpu0 MW4 03800708:000010800708_NS 2e747365 +4024 clk cpu0 R X0 000000000380070C +4025 clk cpu0 IT (3989) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +4025 clk cpu0 R X12 000000000A2E7473 +4026 clk cpu0 IS (3990) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +4027 clk cpu0 IT (3991) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +4027 clk cpu0 R X2 0000000000000003 +4028 clk cpu0 IT (3992) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +4028 clk cpu0 R X9 0000000000000001 +4029 clk cpu0 IT (3993) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +4029 clk cpu0 R X8 000000000004C03F +4030 clk cpu0 IT (3994) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +4030 clk cpu0 R X1 000000000004C043 +4031 clk cpu0 IT (3995) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +4031 clk cpu0 R cpsr 200003c5 +4032 clk cpu0 IS (3996) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +4033 clk cpu0 IT (3997) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +4033 clk cpu0 MR1 0004c043:00001004c043_NS 0a +4033 clk cpu0 R X8 000000000000000A +4034 clk cpu0 IT (3998) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +4034 clk cpu0 MW1 0380070c:00001080070c_NS 0a +4035 clk cpu0 IS (3999) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +4036 clk cpu0 IT (4000) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +4036 clk cpu0 MR1 0004c044:00001004c044_NS 00 +4036 clk cpu0 R X8 0000000000000000 +4037 clk cpu0 IT (4001) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +4037 clk cpu0 R cpsr 600003c5 +4038 clk cpu0 IT (4002) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +4038 clk cpu0 MW1 0380070d:00001080070d_NS 00 +4039 clk cpu0 IS (4003) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +4040 clk cpu0 IT (4004) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +4040 clk cpu0 MR1 0004c045:00001004c045_NS 00 +4040 clk cpu0 R X8 0000000000000000 +4041 clk cpu0 IT (4005) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +4041 clk cpu0 MW1 0380070e:00001080070e_NS 00 +4042 clk cpu0 IT (4006) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +4043 clk cpu0 IT (4007) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +4043 clk cpu0 R X0 00000000038006D4 +4044 clk cpu0 IT (4008) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +4044 clk cpu0 MR8 038006c0:0000108006c0_NS 00000000_038007a0 +4044 clk cpu0 MR8 038006c8:0000108006c8_NS 00000000_00092b80 +4044 clk cpu0 R SP_EL1 00000000038006D0 +4044 clk cpu0 R X19 00000000038007A0 +4044 clk cpu0 R X30 0000000000092B80 +4045 clk cpu0 IT (4009) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +4046 clk cpu0 IT (4010) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +4046 clk cpu0 R X22 000000000004C000 +4047 clk cpu0 IT (4011) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +4047 clk cpu0 R X23 000000000004C000 +4048 clk cpu0 IT (4012) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +4048 clk cpu0 R X26 0000000000000000 +4049 clk cpu0 IT (4013) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +4049 clk cpu0 R X21 0000000003029000 +4050 clk cpu0 IT (4014) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +4050 clk cpu0 R X22 000000000004C108 +4051 clk cpu0 IT (4015) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +4051 clk cpu0 R X23 000000000004C129 +4052 clk cpu0 IT (4016) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +4052 clk cpu0 R X24 0000000003041000 +4053 clk cpu0 IT (4017) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +4053 clk cpu0 R X25 0000000006216000 +4054 clk cpu0 IT (4018) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +4055 clk cpu0 IT (4019) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4055 clk cpu0 MR1 0004dba2:00001004dba2_NS 45 +4055 clk cpu0 R X8 0000000000000045 +4055 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00dc ALLOC 0x00001004db80_NS +4055 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16e0 ALLOC 0x00001004db80_NS +4056 clk cpu0 IT (4020) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4056 clk cpu0 R cpsr 200003c5 +4057 clk cpu0 IS (4021) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4058 clk cpu0 IS (4022) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4059 clk cpu0 IT (4023) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4059 clk cpu0 R cpsr 000003c5 +4060 clk cpu0 IT (4024) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4061 clk cpu0 IT (4025) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4061 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4061 clk cpu0 R X9 0000000013000000 +4062 clk cpu0 IT (4026) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4062 clk cpu0 R X27 000000000004DBA2 +4063 clk cpu0 IT (4027) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4063 clk cpu0 R X20 000000000004DBA3 +4064 clk cpu0 IT (4028) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4064 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4064 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4064 clk cpu0 TTW DTLB LPAE 1:2 000070450048 0000000050280003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050280000 +4064 clk cpu0 TTW DTLB LPAE 1:3 000050282000 0060000013000467 : BLOCK ATTRIDX=1 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=1 XN=1 ADDR=0x0000000013000000 +4064 clk cpu0 MW1 13000000:000013000000_NS 45 +4064 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x13000000_NS EL1_n vmid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=1 ContiguousHint=0 +4064 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x13000000_NS EL1_n vmid=0:0x0013000000_NS Device-nGnRnE (StronglyOrdered) xn=1 pxn=1 ContiguousHint=0 +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x00001004c040_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000070450040_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x000070482000_NS +4064 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000050282000_NS +4064 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0804 ALLOC 0x000050282000_NS +4065 clk cpu0 IT (4029) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4065 clk cpu0 MR1 0004dba3:00001004dba3_NS 4c +4065 clk cpu0 R X8 000000000000004C +4066 clk cpu0 IT (4030) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4066 clk cpu0 R cpsr 200003c5 +4067 clk cpu0 IS (4031) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4068 clk cpu0 IS (4032) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4069 clk cpu0 IT (4033) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4069 clk cpu0 R cpsr 000003c5 +4070 clk cpu0 IT (4034) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4071 clk cpu0 IT (4035) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4071 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4071 clk cpu0 R X9 0000000013000000 +4072 clk cpu0 IT (4036) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4072 clk cpu0 R X27 000000000004DBA3 +4073 clk cpu0 IT (4037) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4073 clk cpu0 R X20 000000000004DBA4 +4074 clk cpu0 IT (4038) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4074 clk cpu0 MW1 13000000:000013000000_NS 4c +4075 clk cpu0 IT (4039) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4075 clk cpu0 MR1 0004dba4:00001004dba4_NS 31 +4075 clk cpu0 R X8 0000000000000031 +4076 clk cpu0 IT (4040) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4076 clk cpu0 R cpsr 200003c5 +4077 clk cpu0 IS (4041) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4078 clk cpu0 IS (4042) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4079 clk cpu0 IT (4043) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4079 clk cpu0 R cpsr 000003c5 +4080 clk cpu0 IT (4044) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4081 clk cpu0 IT (4045) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4081 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4081 clk cpu0 R X9 0000000013000000 +4082 clk cpu0 IT (4046) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4082 clk cpu0 R X27 000000000004DBA4 +4083 clk cpu0 IT (4047) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4083 clk cpu0 R X20 000000000004DBA5 +4084 clk cpu0 IT (4048) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4084 clk cpu0 MW1 13000000:000013000000_NS 31 +4085 clk cpu0 IT (4049) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4085 clk cpu0 MR1 0004dba5:00001004dba5_NS 4e +4085 clk cpu0 R X8 000000000000004E +4086 clk cpu0 IT (4050) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4086 clk cpu0 R cpsr 200003c5 +4087 clk cpu0 IS (4051) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4088 clk cpu0 IS (4052) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4089 clk cpu0 IT (4053) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4089 clk cpu0 R cpsr 000003c5 +4090 clk cpu0 IT (4054) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4091 clk cpu0 IT (4055) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4091 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4091 clk cpu0 R X9 0000000013000000 +4092 clk cpu0 IT (4056) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4092 clk cpu0 R X27 000000000004DBA5 +4093 clk cpu0 IT (4057) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4093 clk cpu0 R X20 000000000004DBA6 +4094 clk cpu0 IT (4058) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4094 clk cpu0 MW1 13000000:000013000000_NS 4e +4095 clk cpu0 IT (4059) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4095 clk cpu0 MR1 0004dba6:00001004dba6_NS 53 +4095 clk cpu0 R X8 0000000000000053 +4096 clk cpu0 IT (4060) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4096 clk cpu0 R cpsr 200003c5 +4097 clk cpu0 IS (4061) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4098 clk cpu0 IS (4062) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4099 clk cpu0 IT (4063) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4099 clk cpu0 R cpsr 000003c5 +4100 clk cpu0 IT (4064) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4101 clk cpu0 IT (4065) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4101 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4101 clk cpu0 R X9 0000000013000000 +4102 clk cpu0 IT (4066) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4102 clk cpu0 R X27 000000000004DBA6 +4103 clk cpu0 IT (4067) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4103 clk cpu0 R X20 000000000004DBA7 +4104 clk cpu0 IT (4068) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4104 clk cpu0 MW1 13000000:000013000000_NS 53 +4105 clk cpu0 IT (4069) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4105 clk cpu0 MR1 0004dba7:00001004dba7_NS 28 +4105 clk cpu0 R X8 0000000000000028 +4106 clk cpu0 IT (4070) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4106 clk cpu0 R cpsr 200003c5 +4107 clk cpu0 IS (4071) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4108 clk cpu0 IS (4072) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4109 clk cpu0 IT (4073) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4109 clk cpu0 R cpsr 000003c5 +4110 clk cpu0 IT (4074) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4111 clk cpu0 IT (4075) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4111 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4111 clk cpu0 R X9 0000000013000000 +4112 clk cpu0 IT (4076) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +4112 clk cpu0 R X27 000000000004DBA7 +4113 clk cpu0 IT (4077) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +4113 clk cpu0 R X20 000000000004DBA8 +4114 clk cpu0 IT (4078) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +4114 clk cpu0 MW1 13000000:000013000000_NS 28 +4115 clk cpu0 IT (4079) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4115 clk cpu0 MR1 0004dba8:00001004dba8_NS 36 +4115 clk cpu0 R X8 0000000000000036 +4116 clk cpu0 IT (4080) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4116 clk cpu0 R cpsr 200003c5 +4117 clk cpu0 IS (4081) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4118 clk cpu0 IS (4082) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4119 clk cpu0 IT (4083) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +4119 clk cpu0 R cpsr 400003c5 +4120 clk cpu0 IS (4084) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +4121 clk cpu0 IT (4085) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +4121 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4121 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4121 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4121 clk cpu0 TTW DTLB LPAE 1:3 000070472080 0000000000840463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000840000 +4121 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +4121 clk cpu0 R X8 0000000000000000 +4121 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03040000_NS EL1_n vmid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4121 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03040000_NS EL1_n vmid=0:0x0000840000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4121 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4121 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +4121 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 INVAL 0x000070482080_NS +4121 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 ALLOC 0x000070472080_NS +4121 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0822 ALLOC 0x000070472080_NS +4122 clk cpu0 IT (4086) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +4122 clk cpu0 MR8 0004dba8:00001004dba8_NS 75746573_20293436 +4122 clk cpu0 R X0 7574657320293436 +4123 clk cpu0 IT (4087) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +4123 clk cpu0 R cpsr 800003c5 +4124 clk cpu0 IT (4088) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +4125 clk cpu0 IT (4089) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +4125 clk cpu0 R X27 0000000000000000 +4126 clk cpu0 IT (4090) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +4126 clk cpu0 R X28 000000000004DBA8 +4127 clk cpu0 IT (4091) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +4127 clk cpu0 R X8 00000000FFFFFFF8 +4128 clk cpu0 IT (4092) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4128 clk cpu0 R cpsr 000003c5 +4128 clk cpu0 R X9 0000000000000036 +4129 clk cpu0 IS (4093) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4130 clk cpu0 IT (4094) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4130 clk cpu0 R cpsr 200003c5 +4131 clk cpu0 IS (4095) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4132 clk cpu0 IT (4096) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4132 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4132 clk cpu0 R X9 0000000013000000 +4133 clk cpu0 IT (4097) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4133 clk cpu0 R cpsr 800003c5 +4133 clk cpu0 R X8 00000000FFFFFFF9 +4134 clk cpu0 IT (4098) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4134 clk cpu0 MW1 13000000:000013000000_NS 36 +4135 clk cpu0 IT (4099) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4135 clk cpu0 R X0 0075746573202934 +4136 clk cpu0 IT (4100) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4137 clk cpu0 IT (4101) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4137 clk cpu0 R cpsr 000003c5 +4137 clk cpu0 R X9 0000000000000034 +4138 clk cpu0 IS (4102) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4139 clk cpu0 IT (4103) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4139 clk cpu0 R cpsr 200003c5 +4140 clk cpu0 IS (4104) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4141 clk cpu0 IT (4105) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4141 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4141 clk cpu0 R X9 0000000013000000 +4142 clk cpu0 IT (4106) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4142 clk cpu0 R cpsr 800003c5 +4142 clk cpu0 R X8 00000000FFFFFFFA +4143 clk cpu0 IT (4107) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4143 clk cpu0 MW1 13000000:000013000000_NS 34 +4144 clk cpu0 IT (4108) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4144 clk cpu0 R X0 0000757465732029 +4145 clk cpu0 IT (4109) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4146 clk cpu0 IT (4110) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4146 clk cpu0 R cpsr 000003c5 +4146 clk cpu0 R X9 0000000000000029 +4147 clk cpu0 IS (4111) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4148 clk cpu0 IT (4112) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4148 clk cpu0 R cpsr 200003c5 +4149 clk cpu0 IS (4113) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4150 clk cpu0 IT (4114) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4150 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4150 clk cpu0 R X9 0000000013000000 +4151 clk cpu0 IT (4115) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4151 clk cpu0 R cpsr 800003c5 +4151 clk cpu0 R X8 00000000FFFFFFFB +4152 clk cpu0 IT (4116) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4152 clk cpu0 MW1 13000000:000013000000_NS 29 +4153 clk cpu0 IT (4117) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4153 clk cpu0 R X0 0000007574657320 +4154 clk cpu0 IT (4118) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4155 clk cpu0 IT (4119) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4155 clk cpu0 R cpsr 000003c5 +4155 clk cpu0 R X9 0000000000000020 +4156 clk cpu0 IS (4120) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4157 clk cpu0 IT (4121) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4157 clk cpu0 R cpsr 800003c5 +4158 clk cpu0 IS (4122) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4159 clk cpu0 IT (4123) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4159 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4159 clk cpu0 R X9 0000000013000000 +4160 clk cpu0 IT (4124) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4160 clk cpu0 R cpsr 800003c5 +4160 clk cpu0 R X8 00000000FFFFFFFC +4161 clk cpu0 IT (4125) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4161 clk cpu0 MW1 13000000:000013000000_NS 20 +4162 clk cpu0 IT (4126) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4162 clk cpu0 R X0 0000000075746573 +4163 clk cpu0 IT (4127) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4164 clk cpu0 IT (4128) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4164 clk cpu0 R cpsr 000003c5 +4164 clk cpu0 R X9 0000000000000073 +4165 clk cpu0 IS (4129) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4166 clk cpu0 IT (4130) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4166 clk cpu0 R cpsr 200003c5 +4167 clk cpu0 IS (4131) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4168 clk cpu0 IT (4132) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4168 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4168 clk cpu0 R X9 0000000013000000 +4169 clk cpu0 IT (4133) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4169 clk cpu0 R cpsr 800003c5 +4169 clk cpu0 R X8 00000000FFFFFFFD +4170 clk cpu0 IT (4134) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4170 clk cpu0 MW1 13000000:000013000000_NS 73 +4171 clk cpu0 IT (4135) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4171 clk cpu0 R X0 0000000000757465 +4172 clk cpu0 IT (4136) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4173 clk cpu0 IT (4137) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4173 clk cpu0 R cpsr 000003c5 +4173 clk cpu0 R X9 0000000000000065 +4174 clk cpu0 IS (4138) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4175 clk cpu0 IT (4139) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4175 clk cpu0 R cpsr 200003c5 +4176 clk cpu0 IS (4140) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4177 clk cpu0 IT (4141) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4177 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4177 clk cpu0 R X9 0000000013000000 +4178 clk cpu0 IT (4142) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4178 clk cpu0 R cpsr 800003c5 +4178 clk cpu0 R X8 00000000FFFFFFFE +4179 clk cpu0 IT (4143) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4179 clk cpu0 MW1 13000000:000013000000_NS 65 +4180 clk cpu0 IT (4144) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4180 clk cpu0 R X0 0000000000007574 +4181 clk cpu0 IT (4145) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4182 clk cpu0 IT (4146) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4182 clk cpu0 R cpsr 000003c5 +4182 clk cpu0 R X9 0000000000000074 +4183 clk cpu0 IS (4147) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4184 clk cpu0 IT (4148) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4184 clk cpu0 R cpsr 200003c5 +4185 clk cpu0 IS (4149) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4186 clk cpu0 IT (4150) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4186 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4186 clk cpu0 R X9 0000000013000000 +4187 clk cpu0 IT (4151) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4187 clk cpu0 R cpsr 800003c5 +4187 clk cpu0 R X8 00000000FFFFFFFF +4188 clk cpu0 IT (4152) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4188 clk cpu0 MW1 13000000:000013000000_NS 74 +4189 clk cpu0 IT (4153) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4189 clk cpu0 R X0 0000000000000075 +4190 clk cpu0 IT (4154) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4191 clk cpu0 IT (4155) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4191 clk cpu0 R cpsr 000003c5 +4191 clk cpu0 R X9 0000000000000075 +4192 clk cpu0 IS (4156) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4193 clk cpu0 IT (4157) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4193 clk cpu0 R cpsr 200003c5 +4194 clk cpu0 IS (4158) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4195 clk cpu0 IT (4159) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4195 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4195 clk cpu0 R X9 0000000013000000 +4196 clk cpu0 IT (4160) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4196 clk cpu0 R cpsr 600003c5 +4196 clk cpu0 R X8 0000000000000000 +4197 clk cpu0 IT (4161) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4197 clk cpu0 MW1 13000000:000013000000_NS 75 +4198 clk cpu0 IT (4162) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4198 clk cpu0 R X0 0000000000000000 +4199 clk cpu0 IS (4163) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4200 clk cpu0 IT (4164) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +4200 clk cpu0 MR8 0004dbb0:00001004dbb0_NS 656c706d_6f632070 +4200 clk cpu0 R X0 656C706D6F632070 +4200 clk cpu0 R X28 000000000004DBB0 +4201 clk cpu0 IT (4165) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +4201 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +4201 clk cpu0 R X9 0000000000000000 +4202 clk cpu0 IT (4166) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +4202 clk cpu0 R X8 0000000000000000 +4203 clk cpu0 IT (4167) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +4203 clk cpu0 R X27 0000000000000008 +4204 clk cpu0 IT (4168) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +4204 clk cpu0 R cpsr 800003c5 +4205 clk cpu0 IT (4169) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +4206 clk cpu0 IT (4170) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +4206 clk cpu0 R X8 00000000FFFFFFF8 +4207 clk cpu0 IT (4171) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4207 clk cpu0 R cpsr 000003c5 +4207 clk cpu0 R X9 0000000000000070 +4208 clk cpu0 IS (4172) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4209 clk cpu0 IT (4173) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4209 clk cpu0 R cpsr 200003c5 +4210 clk cpu0 IS (4174) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4211 clk cpu0 IT (4175) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4211 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4211 clk cpu0 R X9 0000000013000000 +4212 clk cpu0 IT (4176) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4212 clk cpu0 R cpsr 800003c5 +4212 clk cpu0 R X8 00000000FFFFFFF9 +4213 clk cpu0 IT (4177) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4213 clk cpu0 MW1 13000000:000013000000_NS 70 +4214 clk cpu0 IT (4178) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4214 clk cpu0 R X0 00656C706D6F6320 +4215 clk cpu0 IT (4179) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4216 clk cpu0 IT (4180) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4216 clk cpu0 R cpsr 000003c5 +4216 clk cpu0 R X9 0000000000000020 +4217 clk cpu0 IS (4181) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4218 clk cpu0 IT (4182) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4218 clk cpu0 R cpsr 800003c5 +4219 clk cpu0 IS (4183) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4220 clk cpu0 IT (4184) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4220 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4220 clk cpu0 R X9 0000000013000000 +4221 clk cpu0 IT (4185) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4221 clk cpu0 R cpsr 800003c5 +4221 clk cpu0 R X8 00000000FFFFFFFA +4222 clk cpu0 IT (4186) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4222 clk cpu0 MW1 13000000:000013000000_NS 20 +4223 clk cpu0 IT (4187) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4223 clk cpu0 R X0 0000656C706D6F63 +4224 clk cpu0 IT (4188) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4225 clk cpu0 IT (4189) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4225 clk cpu0 R cpsr 000003c5 +4225 clk cpu0 R X9 0000000000000063 +4226 clk cpu0 IS (4190) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4227 clk cpu0 IT (4191) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4227 clk cpu0 R cpsr 200003c5 +4228 clk cpu0 IS (4192) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4229 clk cpu0 IT (4193) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4229 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4229 clk cpu0 R X9 0000000013000000 +4230 clk cpu0 IT (4194) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4230 clk cpu0 R cpsr 800003c5 +4230 clk cpu0 R X8 00000000FFFFFFFB +4231 clk cpu0 IT (4195) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4231 clk cpu0 MW1 13000000:000013000000_NS 63 +4232 clk cpu0 IT (4196) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4232 clk cpu0 R X0 000000656C706D6F +4233 clk cpu0 IT (4197) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4234 clk cpu0 IT (4198) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4234 clk cpu0 R cpsr 000003c5 +4234 clk cpu0 R X9 000000000000006F +4235 clk cpu0 IS (4199) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4236 clk cpu0 IT (4200) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4236 clk cpu0 R cpsr 200003c5 +4237 clk cpu0 IS (4201) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4238 clk cpu0 IT (4202) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4238 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4238 clk cpu0 R X9 0000000013000000 +4239 clk cpu0 IT (4203) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4239 clk cpu0 R cpsr 800003c5 +4239 clk cpu0 R X8 00000000FFFFFFFC +4240 clk cpu0 IT (4204) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4240 clk cpu0 MW1 13000000:000013000000_NS 6f +4241 clk cpu0 IT (4205) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4241 clk cpu0 R X0 00000000656C706D +4242 clk cpu0 IT (4206) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4243 clk cpu0 IT (4207) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4243 clk cpu0 R cpsr 000003c5 +4243 clk cpu0 R X9 000000000000006D +4244 clk cpu0 IS (4208) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4245 clk cpu0 IT (4209) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4245 clk cpu0 R cpsr 200003c5 +4246 clk cpu0 IS (4210) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4247 clk cpu0 IT (4211) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4247 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4247 clk cpu0 R X9 0000000013000000 +4248 clk cpu0 IT (4212) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4248 clk cpu0 R cpsr 800003c5 +4248 clk cpu0 R X8 00000000FFFFFFFD +4249 clk cpu0 IT (4213) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4249 clk cpu0 MW1 13000000:000013000000_NS 6d +4250 clk cpu0 IT (4214) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4250 clk cpu0 R X0 0000000000656C70 +4251 clk cpu0 IT (4215) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4252 clk cpu0 IT (4216) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4252 clk cpu0 R cpsr 000003c5 +4252 clk cpu0 R X9 0000000000000070 +4253 clk cpu0 IS (4217) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4254 clk cpu0 IT (4218) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4254 clk cpu0 R cpsr 200003c5 +4255 clk cpu0 IS (4219) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4256 clk cpu0 IT (4220) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4256 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4256 clk cpu0 R X9 0000000013000000 +4257 clk cpu0 IT (4221) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4257 clk cpu0 R cpsr 800003c5 +4257 clk cpu0 R X8 00000000FFFFFFFE +4258 clk cpu0 IT (4222) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4258 clk cpu0 MW1 13000000:000013000000_NS 70 +4259 clk cpu0 IT (4223) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4259 clk cpu0 R X0 000000000000656C +4260 clk cpu0 IT (4224) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4261 clk cpu0 IT (4225) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4261 clk cpu0 R cpsr 000003c5 +4261 clk cpu0 R X9 000000000000006C +4262 clk cpu0 IS (4226) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4263 clk cpu0 IT (4227) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4263 clk cpu0 R cpsr 200003c5 +4264 clk cpu0 IS (4228) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4265 clk cpu0 IT (4229) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4265 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4265 clk cpu0 R X9 0000000013000000 +4266 clk cpu0 IT (4230) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4266 clk cpu0 R cpsr 800003c5 +4266 clk cpu0 R X8 00000000FFFFFFFF +4267 clk cpu0 IT (4231) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4267 clk cpu0 MW1 13000000:000013000000_NS 6c +4268 clk cpu0 IT (4232) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4268 clk cpu0 R X0 0000000000000065 +4269 clk cpu0 IT (4233) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4270 clk cpu0 IT (4234) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4270 clk cpu0 R cpsr 000003c5 +4270 clk cpu0 R X9 0000000000000065 +4271 clk cpu0 IS (4235) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4272 clk cpu0 IT (4236) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4272 clk cpu0 R cpsr 200003c5 +4273 clk cpu0 IS (4237) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4274 clk cpu0 IT (4238) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4274 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4274 clk cpu0 R X9 0000000013000000 +4275 clk cpu0 IT (4239) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4275 clk cpu0 R cpsr 600003c5 +4275 clk cpu0 R X8 0000000000000000 +4276 clk cpu0 IT (4240) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4276 clk cpu0 MW1 13000000:000013000000_NS 65 +4277 clk cpu0 IT (4241) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4277 clk cpu0 R X0 0000000000000000 +4278 clk cpu0 IS (4242) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4279 clk cpu0 IT (4243) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +4279 clk cpu0 MR8 0004dbb8:00001004dbb8_NS 656e5500_0a646574 +4279 clk cpu0 R X0 656E55000A646574 +4279 clk cpu0 R X28 000000000004DBB8 +4280 clk cpu0 IT (4244) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +4280 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +4280 clk cpu0 R X9 0000000000000000 +4281 clk cpu0 IT (4245) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +4281 clk cpu0 R X8 0000000000000008 +4282 clk cpu0 IT (4246) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +4282 clk cpu0 R X27 0000000000000010 +4283 clk cpu0 IT (4247) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +4283 clk cpu0 R cpsr 800003c5 +4284 clk cpu0 IT (4248) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +4285 clk cpu0 IT (4249) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +4285 clk cpu0 R X8 00000000FFFFFFF8 +4286 clk cpu0 IT (4250) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4286 clk cpu0 R cpsr 000003c5 +4286 clk cpu0 R X9 0000000000000074 +4287 clk cpu0 IS (4251) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4288 clk cpu0 IT (4252) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4288 clk cpu0 R cpsr 200003c5 +4289 clk cpu0 IS (4253) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4290 clk cpu0 IT (4254) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4290 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4290 clk cpu0 R X9 0000000013000000 +4291 clk cpu0 IT (4255) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4291 clk cpu0 R cpsr 800003c5 +4291 clk cpu0 R X8 00000000FFFFFFF9 +4292 clk cpu0 IT (4256) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4292 clk cpu0 MW1 13000000:000013000000_NS 74 +4293 clk cpu0 IT (4257) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4293 clk cpu0 R X0 00656E55000A6465 +4294 clk cpu0 IT (4258) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4295 clk cpu0 IT (4259) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4295 clk cpu0 R cpsr 000003c5 +4295 clk cpu0 R X9 0000000000000065 +4296 clk cpu0 IS (4260) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4297 clk cpu0 IT (4261) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4297 clk cpu0 R cpsr 200003c5 +4298 clk cpu0 IS (4262) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4299 clk cpu0 IT (4263) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4299 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4299 clk cpu0 R X9 0000000013000000 +4300 clk cpu0 IT (4264) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4300 clk cpu0 R cpsr 800003c5 +4300 clk cpu0 R X8 00000000FFFFFFFA +4301 clk cpu0 IT (4265) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4301 clk cpu0 MW1 13000000:000013000000_NS 65 +4302 clk cpu0 IT (4266) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4302 clk cpu0 R X0 0000656E55000A64 +4303 clk cpu0 IT (4267) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4304 clk cpu0 IT (4268) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4304 clk cpu0 R cpsr 000003c5 +4304 clk cpu0 R X9 0000000000000064 +4305 clk cpu0 IS (4269) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4306 clk cpu0 IT (4270) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4306 clk cpu0 R cpsr 200003c5 +4307 clk cpu0 IS (4271) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4308 clk cpu0 IT (4272) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4308 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4308 clk cpu0 R X9 0000000013000000 +4309 clk cpu0 IT (4273) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4309 clk cpu0 R cpsr 800003c5 +4309 clk cpu0 R X8 00000000FFFFFFFB +4310 clk cpu0 IT (4274) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4310 clk cpu0 MW1 13000000:000013000000_NS 64 +4311 clk cpu0 IT (4275) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4311 clk cpu0 R X0 000000656E55000A +4312 clk cpu0 IT (4276) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4313 clk cpu0 IT (4277) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4313 clk cpu0 R cpsr 000003c5 +4313 clk cpu0 R X9 000000000000000A +4314 clk cpu0 IS (4278) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4315 clk cpu0 IT (4279) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +4315 clk cpu0 R cpsr 800003c5 +4316 clk cpu0 IS (4280) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +4317 clk cpu0 IT (4281) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +4317 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +4317 clk cpu0 R X9 0000000013000000 +4318 clk cpu0 IT (4282) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +4318 clk cpu0 R cpsr 800003c5 +4318 clk cpu0 R X8 00000000FFFFFFFC +TUBE CPU0: EL1NS(64) setup completed +4319 clk cpu0 IT (4283) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +4319 clk cpu0 MW1 13000000:000013000000_NS 0a +4320 clk cpu0 IT (4284) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +4320 clk cpu0 R X0 00000000656E5500 +4321 clk cpu0 IT (4285) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +4322 clk cpu0 IT (4286) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +4322 clk cpu0 R cpsr 400003c5 +4322 clk cpu0 R X9 0000000000000000 +4323 clk cpu0 IT (4287) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +4324 clk cpu0 IT (4288) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +4324 clk cpu0 R X8 000000000000000C +4325 clk cpu0 IT (4289) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +4325 clk cpu0 R X9 0000000000000013 +4326 clk cpu0 IT (4290) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +4326 clk cpu0 R X9 000000000004DBBB +4327 clk cpu0 IT (4291) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +4327 clk cpu0 R cpsr 000003c5 +4328 clk cpu0 IT (4292) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +4328 clk cpu0 R X27 000000000004DBBB +4329 clk cpu0 IT (4293) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +4329 clk cpu0 R X20 000000000004DBBC +4330 clk cpu0 IT (4294) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +4331 clk cpu0 IT (4295) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +4331 clk cpu0 MR1 0004dbbc:00001004dbbc_NS 00 +4331 clk cpu0 R X8 0000000000000000 +4332 clk cpu0 IT (4296) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +4332 clk cpu0 R cpsr 800003c5 +4333 clk cpu0 IS (4297) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +4334 clk cpu0 IT (4298) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +4335 clk cpu0 IT (4299) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +4336 clk cpu0 IT (4300) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +4336 clk cpu0 MR8 03800760:000010800760_NS 00000000_0004dba2 +4336 clk cpu0 MR8 03800768:000010800768_NS 00000000_0009c560 +4336 clk cpu0 R X19 000000000004DBA2 +4336 clk cpu0 R X30 000000000009C560 +4337 clk cpu0 IT (4301) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +4337 clk cpu0 MR8 03800750:000010800750_NS 00000000_00000000 +4337 clk cpu0 MR8 03800758:000010800758_NS 00000000_03008528 +4337 clk cpu0 R X20 0000000003008528 +4337 clk cpu0 R X21 0000000000000000 +4338 clk cpu0 IT (4302) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +4338 clk cpu0 MR8 03800740:000010800740_NS 00000000_00000000 +4338 clk cpu0 MR8 03800748:000010800748_NS 00000000_00003fff +4338 clk cpu0 R X22 0000000000003FFF +4338 clk cpu0 R X23 0000000000000000 +4339 clk cpu0 IT (4303) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +4339 clk cpu0 MR8 03800730:000010800730_NS 00000000_00000000 +4339 clk cpu0 MR8 03800738:000010800738_NS 00000000_00000000 +4339 clk cpu0 R X24 0000000000000000 +4339 clk cpu0 R X25 0000000000000000 +4340 clk cpu0 IT (4304) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +4340 clk cpu0 MR8 03800720:000010800720_NS 00000000_00000000 +4340 clk cpu0 MR8 03800728:000010800728_NS 00000000_00000000 +4340 clk cpu0 R X26 0000000000000000 +4340 clk cpu0 R X27 0000000000000000 +4341 clk cpu0 IT (4305) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +4341 clk cpu0 MR8 03800710:000010800710_NS 00000000_00000000 +4341 clk cpu0 R X28 0000000000000000 +4342 clk cpu0 IT (4306) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +4342 clk cpu0 R SP_EL1 0000000003800770 +4343 clk cpu0 IT (4307) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +4344 clk cpu0 IT (4308) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +4344 clk cpu0 R X0 0000000000000001 +4345 clk cpu0 IT (4309) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +4345 clk cpu0 R X1 0000000000000000 +4346 clk cpu0 IT (4310) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +4346 clk cpu0 R X2 0000000000000000 +4347 clk cpu0 IT (4311) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +4348 clk cpu0 IT (4312) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +4349 clk cpu0 IT (4313) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +4349 clk cpu0 R X0 0000000003008528 +4350 clk cpu0 IT (4314) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +4350 clk cpu0 R X30 000000000009C57C +4351 clk cpu0 IT (4315) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +4352 clk cpu0 IT (4316) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +4352 clk cpu0 R X8 0000000006216000 +4353 clk cpu0 IT (4317) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +4353 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4353 clk cpu0 R X8 0000000000000001 +4354 clk cpu0 IT (4318) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +4354 clk cpu0 R cpsr 800003c5 +4355 clk cpu0 IT (4319) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +4356 clk cpu0 IT (4320) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +4357 clk cpu0 IT (4321) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +4357 clk cpu0 MR8 038007f0:0000108007f0_NS 00000000_00000000 +4357 clk cpu0 MR8 038007f8:0000108007f8_NS 00000000_00096a10 +4357 clk cpu0 R X19 0000000000000000 +4357 clk cpu0 R X30 0000000000096A10 +4358 clk cpu0 IT (4322) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +4358 clk cpu0 MR8 038007e0:0000108007e0_NS 00000000_10440000 +4358 clk cpu0 MR8 038007e8:0000108007e8_NS 00000005_45108510 +4358 clk cpu0 R X20 0000000545108510 +4358 clk cpu0 R X21 0000000010440000 +4359 clk cpu0 IT (4323) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +4359 clk cpu0 R SP_EL1 0000000003800800 +4360 clk cpu0 IT (4324) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +4361 clk cpu0 IT (4325) 00096a10:000010096a10_NS 2a1303e0 O EL1h_n : MOV w0,w19 +4361 clk cpu0 R X0 0000000000000000 +4362 clk cpu0 IT (4326) 00096a14:000010096a14_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +4362 clk cpu0 MR8 03800800:000010800800_NS 00000000_00040498 +4362 clk cpu0 MR8 03800808:000010800808_NS 00000000_00040524 +4362 clk cpu0 R SP_EL1 0000000003800810 +4362 clk cpu0 R X19 0000000000040498 +4362 clk cpu0 R X30 0000000000040524 +4363 clk cpu0 IT (4327) 00096a18:000010096a18_NS 17fff24b O EL1h_n : B 0x93344 +4363 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019b ALLOC 0x000010093340_NS +4363 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0cd0 ALLOC 0x000010093340_NS +4364 clk cpu0 IT (4328) 00093344:000010093344_NS d10203ff O EL1h_n : SUB sp,sp,#0x80 +4364 clk cpu0 R SP_EL1 0000000003800790 +4365 clk cpu0 IT (4329) 00093348:000010093348_NS a9026ffc O EL1h_n : STP x28,x27,[sp,#0x20] +4365 clk cpu0 MW8 038007b0:0000108007b0_NS 00000000_00000000 +4365 clk cpu0 MW8 038007b8:0000108007b8_NS 00000000_00000000 +4366 clk cpu0 IT (4330) 0009334c:00001009334c_NS a90367fa O EL1h_n : STP x26,x25,[sp,#0x30] +4366 clk cpu0 MW8 038007c0:0000108007c0_NS 00000000_00000000 +4366 clk cpu0 MW8 038007c8:0000108007c8_NS 00000000_00000000 +4367 clk cpu0 IT (4331) 00093350:000010093350_NS a9045ff8 O EL1h_n : STP x24,x23,[sp,#0x40] +4367 clk cpu0 MW8 038007d0:0000108007d0_NS 00000000_00000000 +4367 clk cpu0 MW8 038007d8:0000108007d8_NS 00000000_00000000 +4368 clk cpu0 IT (4332) 00093354:000010093354_NS a90557f6 O EL1h_n : STP x22,x21,[sp,#0x50] +4368 clk cpu0 MW8 038007e0:0000108007e0_NS 00000000_00003fff +4368 clk cpu0 MW8 038007e8:0000108007e8_NS 00000000_10440000 +4369 clk cpu0 IT (4333) 00093358:000010093358_NS a9064ff4 O EL1h_n : STP x20,x19,[sp,#0x60] +4369 clk cpu0 MW8 038007f0:0000108007f0_NS 00000005_45108510 +4369 clk cpu0 MW8 038007f8:0000108007f8_NS 00000000_00040498 +4370 clk cpu0 IT (4334) 0009335c:00001009335c_NS a9077bfd O EL1h_n : STP x29,x30,[sp,#0x70] +4370 clk cpu0 MW8 03800800:000010800800_NS 00000000_00000000 +4370 clk cpu0 MW8 03800808:000010800808_NS 00000000_00040524 +4371 clk cpu0 IT (4335) 00093360:000010093360_NS 2a0003f3 O EL1h_n : MOV w19,w0 +4371 clk cpu0 R X19 0000000000000000 +4372 clk cpu0 IT (4336) 00093364:000010093364_NS 94004fbf O EL1h_n : BL 0xa7260 +4372 clk cpu0 R X30 0000000000093368 +4373 clk cpu0 IT (4337) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +4373 clk cpu0 R X0 0000000000000000 +4374 clk cpu0 IT (4338) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +4374 clk cpu0 R cpsr 800007c5 +4375 clk cpu0 IT (4339) 00093368:000010093368_NS f0030bc9 O EL1h_n : ADRP x9,0x620e368 +4375 clk cpu0 R cpsr 800003c5 +4375 clk cpu0 R X9 000000000620E000 +4376 clk cpu0 IT (4340) 0009336c:00001009336c_NS b0017b75 O EL1h_n : ADRP x21,0x300036c +4376 clk cpu0 R X21 0000000003000000 +4377 clk cpu0 IT (4341) 00093370:000010093370_NS d0017cb6 O EL1h_n : ADRP x22,0x3029370 +4377 clk cpu0 R X22 0000000003029000 +4378 clk cpu0 IT (4342) 00093374:000010093374_NS 2a0003f4 O EL1h_n : MOV w20,w0 +4378 clk cpu0 R X20 0000000000000000 +4379 clk cpu0 IT (4343) 00093378:000010093378_NS 91000129 O EL1h_n : ADD x9,x9,#0 +4379 clk cpu0 R X9 000000000620E000 +4380 clk cpu0 IT (4344) 0009337c:00001009337c_NS 910002b5 O EL1h_n : ADD x21,x21,#0 +4380 clk cpu0 R X21 0000000003000000 +4380 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019d ALLOC 0x000010093380_NS +4380 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ce0 ALLOC 0x000010093380_NS +4381 clk cpu0 IT (4345) 00093380:000010093380_NS 911712d6 O EL1h_n : ADD x22,x22,#0x5c4 +4381 clk cpu0 R X22 00000000030295C4 +4382 clk cpu0 IT (4346) 00093384:000010093384_NS 340000a0 O EL1h_n : CBZ w0,0x93398 +4383 clk cpu0 IT (4347) 00093398:000010093398_NS 8b34c928 O EL1h_n : ADD x8,x9,w20,SXTW #2 +4383 clk cpu0 R X8 000000000620E000 +4384 clk cpu0 IT (4348) 0009339c:00001009339c_NS 52900a89 O EL1h_n : MOV w9,#0x8054 +4384 clk cpu0 R X9 0000000000008054 +4385 clk cpu0 IT (4349) 000933a0:0000100933a0_NS 8b090119 O EL1h_n : ADD x25,x8,x9 +4385 clk cpu0 R X25 0000000006216054 +4386 clk cpu0 IT (4350) 000933a4:0000100933a4_NS b9400328 O EL1h_n : LDR w8,[x25,#0] +4386 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4386 clk cpu0 R X8 0000000000000000 +4387 clk cpu0 IT (4351) 000933a8:0000100933a8_NS 2a1303f8 O EL1h_n : MOV w24,w19 +4387 clk cpu0 R X24 0000000000000000 +4388 clk cpu0 IT (4352) 000933ac:0000100933ac_NS 8b081aa8 O EL1h_n : ADD x8,x21,x8,LSL #6 +4388 clk cpu0 R X8 0000000003000000 +4389 clk cpu0 IT (4353) 000933b0:0000100933b0_NS 8b181508 O EL1h_n : ADD x8,x8,x24,LSL #5 +4389 clk cpu0 R X8 0000000003000000 +4390 clk cpu0 IT (4354) 000933b4:0000100933b4_NS b940151a O EL1h_n : LDR w26,[x8,#0x14] +4390 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4390 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4390 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4390 clk cpu0 TTW DTLB LPAE 1:3 000070472000 0000000000800463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000800000 +4390 clk cpu0 MR4 03000014:000000800014_NS 00000001 +4390 clk cpu0 R X26 0000000000000001 +4390 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03000000_NS EL1_n vmid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4390 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03000000_NS EL1_n vmid=0:0x0000800000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 INVAL 0x000010212000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 ALLOC 0x000070472000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +4390 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000000800000_NS +4390 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0805 ALLOC 0x000070472000_NS +4390 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0009 INVAL 0x0000704d0000_NS +4390 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0009 ALLOC 0x000000800000_NS +4391 clk cpu0 IT (4355) 000933b8:0000100933b8_NS 94004995 O EL1h_n : BL 0xa5a0c +4391 clk cpu0 R X30 00000000000933BC +4392 clk cpu0 IT (4356) 000a5a0c:0000100a5a0c_NS d5381000 O EL1h_n : MRS x0,SCTLR_EL1 +4392 clk cpu0 R X0 0000000030D5183D +4393 clk cpu0 IT (4357) 000a5a10:0000100a5a10_NS d65f03c0 O EL1h_n : RET +4394 clk cpu0 IS (4358) 000933bc:0000100933bc_NS 3400049a O EL1h_n : CBZ w26,0x9344c +4394 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019e ALLOC 0x0000100933c0_NS +4394 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0cf0 ALLOC 0x0000100933c0_NS +4395 clk cpu0 IT (4359) 000933c0:0000100933c0_NS 9001be09 O EL1h_n : ADRP x9,0x38533c0 +4395 clk cpu0 R X9 0000000003853000 +4396 clk cpu0 IT (4360) 000933c4:0000100933c4_NS 52800308 O EL1h_n : MOV w8,#0x18 +4396 clk cpu0 R X8 0000000000000018 +4397 clk cpu0 IT (4361) 000933c8:0000100933c8_NS 91342129 O EL1h_n : ADD x9,x9,#0xd08 +4397 clk cpu0 R X9 0000000003853D08 +4398 clk cpu0 IT (4362) 000933cc:0000100933cc_NS 9b085b08 O EL1h_n : MADD x8,x24,x8,x22 +4398 clk cpu0 R X8 00000000030295C4 +4399 clk cpu0 IT (4363) 000933d0:0000100933d0_NS 8b181d29 O EL1h_n : ADD x9,x9,x24,LSL #7 +4399 clk cpu0 R X9 0000000003853D08 +4400 clk cpu0 IT (4364) 000933d4:0000100933d4_NS aa1f03fa O EL1h_n : MOV x26,xzr +4400 clk cpu0 R X26 0000000000000000 +4401 clk cpu0 IT (4365) 000933d8:0000100933d8_NS 9100111b O EL1h_n : ADD x27,x8,#4 +4401 clk cpu0 R X27 00000000030295C8 +4402 clk cpu0 IT (4366) 000933dc:0000100933dc_NS 9100613c O EL1h_n : ADD x28,x9,#0x18 +4402 clk cpu0 R X28 0000000003853D20 +4403 clk cpu0 IT (4367) 000933e0:0000100933e0_NS 5280061d O EL1h_n : MOV w29,#0x30 +4403 clk cpu0 R X29 0000000000000030 +4404 clk cpu0 IT (4368) 000933e4:0000100933e4_NS b9400328 O EL1h_n : LDR w8,[x25,#0] +4404 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4404 clk cpu0 R X8 0000000000000000 +4405 clk cpu0 IT (4369) 000933e8:0000100933e8_NS 9b1d7d08 O EL1h_n : MUL x8,x8,x29 +4405 clk cpu0 R X8 0000000000000000 +4406 clk cpu0 IT (4370) 000933ec:0000100933ec_NS b8686b68 O EL1h_n : LDR w8,[x27,x8] +4406 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4406 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4406 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4406 clk cpu0 TTW DTLB LPAE 1:3 000070472050 0000000000828463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000828000 +4406 clk cpu0 MR4 030295c8:0000008295c8_NS 00000000 +4406 clk cpu0 R X8 0000000000000000 +4406 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03028000_NS EL1_n vmid=0:0x0000828000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4406 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03028000_NS EL1_n vmid=0:0x0000828000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000000800000_NS +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0103 ALLOC 0x000070472040_NS +4406 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ae ALLOC 0x0000008295c0_NS +4406 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0810 ALLOC 0x000070472040_NS +4406 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0570 ALLOC 0x0000008295c0_NS +4407 clk cpu0 IT (4371) 000933f0:0000100933f0_NS 53081d08 O EL1h_n : UBFIZ w8,w8,#24,#8 +4407 clk cpu0 R X8 0000000000000000 +4408 clk cpu0 IT (4372) 000933f4:0000100933f4_NS aa080008 O EL1h_n : ORR x8,x0,x8 +4408 clk cpu0 R X8 0000000030D5183D +4409 clk cpu0 IT (4373) 000933f8:0000100933f8_NS f81e8388 O EL1h_n : STUR x8,[x28,#-0x18] +4409 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4409 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4409 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4409 clk cpu0 TTW DTLB LPAE 1:3 0000704730a0 0000000010850423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010850000 +4409 clk cpu0 MW8 03853d08:000010853d08_NS 00000000_30d5183d +4409 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03850000_NS EL1_n vmid=0:0x0010850000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4409 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03850000_NS EL1_n vmid=0:0x0010850000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0185 ALLOC 0x000070473080_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e9 ALLOC 0x000010853d00_NS +4409 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e9 DIRTY 0x000010853d00_NS +4409 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c21 ALLOC 0x000070473080_NS +4409 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010853d00_NS +4409 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010853d00_NS +4410 clk cpu0 IT (4374) 000933fc:0000100933fc_NS 94004986 O EL1h_n : BL 0xa5a14 +4410 clk cpu0 R X30 0000000000093400 +4411 clk cpu0 IT (4375) 000a5a14:0000100a5a14_NS d5381040 O EL1h_n : MRS x0,CPACR_EL1 +4411 clk cpu0 R X0 0000000000300000 +4412 clk cpu0 IT (4376) 000a5a18:0000100a5a18_NS d65f03c0 O EL1h_n : RET +4412 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a0 ALLOC 0x000010093400_NS +4412 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d00 ALLOC 0x000010093400_NS +4413 clk cpu0 IT (4377) 00093400:000010093400_NS b81f0380 O EL1h_n : STUR w0,[x28,#-0x10] +4413 clk cpu0 MW4 03853d10:000010853d10_NS 00300000 +4414 clk cpu0 IT (4378) 00093404:000010093404_NS 9400497c O EL1h_n : BL 0xa59f4 +4414 clk cpu0 R X30 0000000000093408 +4415 clk cpu0 IT (4379) 000a59f4:0000100a59f4_NS d5382000 O EL1h_n : MRS x0,TTBR0_EL1 +4415 clk cpu0 R X0 0000000070250000 +4416 clk cpu0 IT (4380) 000a59f8:0000100a59f8_NS d65f03c0 O EL1h_n : RET +4417 clk cpu0 IT (4381) 00093408:000010093408_NS f81f8380 O EL1h_n : STUR x0,[x28,#-8] +4417 clk cpu0 MW8 03853d18:000010853d18_NS 00000000_70250000 +4418 clk cpu0 IT (4382) 0009340c:00001009340c_NS 9400497c O EL1h_n : BL 0xa59fc +4418 clk cpu0 R X30 0000000000093410 +4419 clk cpu0 IT (4383) 000a59fc:0000100a59fc_NS d5382020 O EL1h_n : MRS x0,TTBR1_EL1 +4419 clk cpu0 R X0 00000000610C0000 +4420 clk cpu0 IT (4384) 000a5a00:0000100a5a00_NS d65f03c0 O EL1h_n : RET +4421 clk cpu0 IT (4385) 00093410:000010093410_NS f9000380 O EL1h_n : STR x0,[x28,#0] +4421 clk cpu0 MW8 03853d20:000010853d20_NS 00000000_610c0000 +4422 clk cpu0 IT (4386) 00093414:000010093414_NS 9400497c O EL1h_n : BL 0xa5a04 +4422 clk cpu0 R X30 0000000000093418 +4423 clk cpu0 IT (4387) 000a5a04:0000100a5a04_NS d5382040 O EL1h_n : MRS x0,TCR_EL1 +4423 clk cpu0 R X0 0000000545108510 +4424 clk cpu0 IT (4388) 000a5a08:0000100a5a08_NS d65f03c0 O EL1h_n : RET +4425 clk cpu0 IT (4389) 00093418:000010093418_NS f9000780 O EL1h_n : STR x0,[x28,#8] +4425 clk cpu0 MW8 03853d28:000010853d28_NS 00000005_45108510 +4426 clk cpu0 IT (4390) 0009341c:00001009341c_NS 94004974 O EL1h_n : BL 0xa59ec +4426 clk cpu0 R X30 0000000000093420 +4427 clk cpu0 IT (4391) 000a59ec:0000100a59ec_NS d538a200 O EL1h_n : MRS x0,MAIR_EL1 +4427 clk cpu0 R X0 000000F0EE0400FF +4428 clk cpu0 IT (4392) 000a59f0:0000100a59f0_NS d65f03c0 O EL1h_n : RET +4429 clk cpu0 IT (4393) 00093420:000010093420_NS b9400328 O EL1h_n : LDR w8,[x25,#0] +4429 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4429 clk cpu0 R X8 0000000000000000 +4430 clk cpu0 IT (4394) 00093424:000010093424_NS f9000b80 O EL1h_n : STR x0,[x28,#0x10] +4430 clk cpu0 MW8 03853d30:000010853d30_NS 000000f0_ee0400ff +4431 clk cpu0 IT (4395) 00093428:000010093428_NS 9100075a O EL1h_n : ADD x26,x26,#1 +4431 clk cpu0 R X26 0000000000000001 +4432 clk cpu0 IT (4396) 0009342c:00001009342c_NS 8b081aa8 O EL1h_n : ADD x8,x21,x8,LSL #6 +4432 clk cpu0 R X8 0000000003000000 +4433 clk cpu0 IT (4397) 00093430:000010093430_NS 8b181508 O EL1h_n : ADD x8,x8,x24,LSL #5 +4433 clk cpu0 R X8 0000000003000000 +4434 clk cpu0 IT (4398) 00093434:000010093434_NS b9401517 O EL1h_n : LDR w23,[x8,#0x14] +4434 clk cpu0 MR4 03000014:000000800014_NS 00000001 +4434 clk cpu0 R X23 0000000000000001 +4434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +4434 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000000800000_NS +4435 clk cpu0 IT (4399) 00093438:000010093438_NS 94004975 O EL1h_n : BL 0xa5a0c +4435 clk cpu0 R X30 000000000009343C +4436 clk cpu0 IT (4400) 000a5a0c:0000100a5a0c_NS d5381000 O EL1h_n : MRS x0,SCTLR_EL1 +4436 clk cpu0 R X0 0000000030D5183D +4437 clk cpu0 IT (4401) 000a5a10:0000100a5a10_NS d65f03c0 O EL1h_n : RET +4438 clk cpu0 IT (4402) 0009343c:00001009343c_NS 9100337b O EL1h_n : ADD x27,x27,#0xc +4438 clk cpu0 R X27 00000000030295D4 +4438 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a2 ALLOC 0x000010093440_NS +4438 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d10 ALLOC 0x000010093440_NS +4439 clk cpu0 IT (4403) 00093440:000010093440_NS eb17035f O EL1h_n : CMP x26,x23 +4439 clk cpu0 R cpsr 600003c5 +4440 clk cpu0 IT (4404) 00093444:000010093444_NS 9101039c O EL1h_n : ADD x28,x28,#0x40 +4440 clk cpu0 R X28 0000000003853D60 +4441 clk cpu0 IS (4405) 00093448:000010093448_NS 54fffce3 O EL1h_n : B.CC 0x933e4 +4442 clk cpu0 IT (4406) 0009344c:00001009344c_NS f001bce8 O EL1h_n : ADRP x8,0x383244c +4442 clk cpu0 R X8 0000000003832000 +4443 clk cpu0 IT (4407) 00093450:000010093450_NS 91140108 O EL1h_n : ADD x8,x8,#0x500 +4443 clk cpu0 R X8 0000000003832500 +4444 clk cpu0 IT (4408) 00093454:000010093454_NS 8b181917 O EL1h_n : ADD x23,x8,x24,LSL #6 +4444 clk cpu0 R X23 0000000003832500 +4445 clk cpu0 IT (4409) 00093458:000010093458_NS f90002e0 O EL1h_n : STR x0,[x23,#0] +4445 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4445 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4445 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4445 clk cpu0 TTW DTLB LPAE 1:3 000070473060 0000000010830423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010830000 +4445 clk cpu0 MW8 03832500:000010832500_NS 00000000_30d5183d +4445 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03830000_NS EL1_n vmid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4445 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03830000_NS EL1_n vmid=0:0x0010830000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000000800000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0183 INVAL 0x000070483040_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0183 ALLOC 0x000070473040_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0128 ALLOC 0x000010832500_NS +4445 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0128 DIRTY 0x000010832500_NS +4445 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c12 ALLOC 0x000070473040_NS +4445 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010832500_NS +4445 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010832500_NS +4446 clk cpu0 IT (4410) 0009345c:00001009345c_NS 9400496e O EL1h_n : BL 0xa5a14 +4446 clk cpu0 R X30 0000000000093460 +4447 clk cpu0 IT (4411) 000a5a14:0000100a5a14_NS d5381040 O EL1h_n : MRS x0,CPACR_EL1 +4447 clk cpu0 R X0 0000000000300000 +4448 clk cpu0 IT (4412) 000a5a18:0000100a5a18_NS d65f03c0 O EL1h_n : RET +4449 clk cpu0 IT (4413) 00093460:000010093460_NS b9000ae0 O EL1h_n : STR w0,[x23,#8] +4449 clk cpu0 MW4 03832508:000010832508_NS 00300000 +4450 clk cpu0 IT (4414) 00093464:000010093464_NS 94004964 O EL1h_n : BL 0xa59f4 +4450 clk cpu0 R X30 0000000000093468 +4451 clk cpu0 IT (4415) 000a59f4:0000100a59f4_NS d5382000 O EL1h_n : MRS x0,TTBR0_EL1 +4451 clk cpu0 R X0 0000000070250000 +4452 clk cpu0 IT (4416) 000a59f8:0000100a59f8_NS d65f03c0 O EL1h_n : RET +4453 clk cpu0 IT (4417) 00093468:000010093468_NS f9000ae0 O EL1h_n : STR x0,[x23,#0x10] +4453 clk cpu0 MW8 03832510:000010832510_NS 00000000_70250000 +4454 clk cpu0 IT (4418) 0009346c:00001009346c_NS 94004964 O EL1h_n : BL 0xa59fc +4454 clk cpu0 R X30 0000000000093470 +4455 clk cpu0 IT (4419) 000a59fc:0000100a59fc_NS d5382020 O EL1h_n : MRS x0,TTBR1_EL1 +4455 clk cpu0 R X0 00000000610C0000 +4456 clk cpu0 IT (4420) 000a5a00:0000100a5a00_NS d65f03c0 O EL1h_n : RET +4457 clk cpu0 IT (4421) 00093470:000010093470_NS f9000ee0 O EL1h_n : STR x0,[x23,#0x18] +4457 clk cpu0 MW8 03832518:000010832518_NS 00000000_610c0000 +4458 clk cpu0 IT (4422) 00093474:000010093474_NS 94004964 O EL1h_n : BL 0xa5a04 +4458 clk cpu0 R X30 0000000000093478 +4459 clk cpu0 IT (4423) 000a5a04:0000100a5a04_NS d5382040 O EL1h_n : MRS x0,TCR_EL1 +4459 clk cpu0 R X0 0000000545108510 +4460 clk cpu0 IT (4424) 000a5a08:0000100a5a08_NS d65f03c0 O EL1h_n : RET +4461 clk cpu0 IT (4425) 00093478:000010093478_NS f90012e0 O EL1h_n : STR x0,[x23,#0x20] +4461 clk cpu0 MW8 03832520:000010832520_NS 00000005_45108510 +4462 clk cpu0 IT (4426) 0009347c:00001009347c_NS 9400495c O EL1h_n : BL 0xa59ec +4462 clk cpu0 R X30 0000000000093480 +4463 clk cpu0 IT (4427) 000a59ec:0000100a59ec_NS d538a200 O EL1h_n : MRS x0,MAIR_EL1 +4463 clk cpu0 R X0 000000F0EE0400FF +4464 clk cpu0 IT (4428) 000a59f0:0000100a59f0_NS d65f03c0 O EL1h_n : RET +4464 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a4 ALLOC 0x000010093480_NS +4464 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d20 ALLOC 0x000010093480_NS +4465 clk cpu0 IT (4429) 00093480:000010093480_NS f0030bc9 O EL1h_n : ADRP x9,0x620e480 +4465 clk cpu0 R X9 000000000620E000 +4466 clk cpu0 IT (4430) 00093484:000010093484_NS 91000129 O EL1h_n : ADD x9,x9,#0 +4466 clk cpu0 R X9 000000000620E000 +4467 clk cpu0 IT (4431) 00093488:000010093488_NS f90016e0 O EL1h_n : STR x0,[x23,#0x28] +4467 clk cpu0 MW8 03832528:000010832528_NS 000000f0_ee0400ff +4468 clk cpu0 IT (4432) 0009348c:00001009348c_NS 8b34c928 O EL1h_n : ADD x8,x9,w20,SXTW #2 +4468 clk cpu0 R X8 000000000620E000 +4469 clk cpu0 IT (4433) 00093490:000010093490_NS 52900a89 O EL1h_n : MOV w9,#0x8054 +4469 clk cpu0 R X9 0000000000008054 +4470 clk cpu0 IT (4434) 00093494:000010093494_NS 8b090119 O EL1h_n : ADD x25,x8,x9 +4470 clk cpu0 R X25 0000000006216054 +4471 clk cpu0 IT (4435) 00093498:000010093498_NS b9400328 O EL1h_n : LDR w8,[x25,#0] +4471 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4471 clk cpu0 R X8 0000000000000000 +4472 clk cpu0 IT (4436) 0009349c:00001009349c_NS 2a1303f7 O EL1h_n : MOV w23,w19 +4472 clk cpu0 R X23 0000000000000000 +4473 clk cpu0 IT (4437) 000934a0:0000100934a0_NS 93407e8a O EL1h_n : SXTW x10,w20 +4473 clk cpu0 R X10 0000000000000000 +4474 clk cpu0 IT (4438) 000934a4:0000100934a4_NS f90003ea O EL1h_n : STR x10,[sp,#0] +4474 clk cpu0 MW8 03800790:000010800790_NS 00000000_00000000 +4475 clk cpu0 IT (4439) 000934a8:0000100934a8_NS 8b081aa9 O EL1h_n : ADD x9,x21,x8,LSL #6 +4475 clk cpu0 R X9 0000000003000000 +4476 clk cpu0 IT (4440) 000934ac:0000100934ac_NS 8b171529 O EL1h_n : ADD x9,x9,x23,LSL #5 +4476 clk cpu0 R X9 0000000003000000 +4477 clk cpu0 IT (4441) 000934b0:0000100934b0_NS b9401529 O EL1h_n : LDR w9,[x9,#0x14] +4477 clk cpu0 MR4 03000014:000000800014_NS 00000001 +4477 clk cpu0 R X9 0000000000000001 +4477 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +4477 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000000800000_NS +4478 clk cpu0 IS (4442) 000934b4:0000100934b4_NS 34001209 O EL1h_n : CBZ w9,0x936f4 +4479 clk cpu0 IT (4443) 000934b8:0000100934b8_NS f94003ee O EL1h_n : LDR x14,[sp,#0] +4479 clk cpu0 MR8 03800790:000010800790_NS 00000000_00000000 +4479 clk cpu0 R X14 0000000000000000 +4480 clk cpu0 IT (4444) 000934bc:0000100934bc_NS 9001be0b O EL1h_n : ADRP x11,0x38534bc +4480 clk cpu0 R X11 0000000003853000 +4480 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a7 INVAL 0x0000100974c0_NS +4480 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a7 ALLOC 0x0000100934c0_NS +4480 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d30 ALLOC 0x0000100934c0_NS +4481 clk cpu0 IT (4445) 000934c0:0000100934c0_NS 52808c0a O EL1h_n : MOV w10,#0x460 +4481 clk cpu0 R X10 0000000000000460 +4482 clk cpu0 IT (4446) 000934c4:0000100934c4_NS 9138416b O EL1h_n : ADD x11,x11,#0xe10 +4482 clk cpu0 R X11 0000000003853E10 +4483 clk cpu0 IT (4447) 000934c8:0000100934c8_NS 52804609 O EL1h_n : MOV w9,#0x230 +4483 clk cpu0 R X9 0000000000000230 +4484 clk cpu0 IT (4448) 000934cc:0000100934cc_NS 9b0a2dca O EL1h_n : MADD x10,x14,x10,x11 +4484 clk cpu0 R X10 0000000003853E10 +4485 clk cpu0 IT (4449) 000934d0:0000100934d0_NS d0017d6b O EL1h_n : ADRP x11,0x30414d0 +4485 clk cpu0 R X11 0000000003041000 +4486 clk cpu0 IT (4450) 000934d4:0000100934d4_NS 321107ed O EL1h_n : ORR w13,wzr,#0x18000 +4486 clk cpu0 R X13 0000000000018000 +4487 clk cpu0 IT (4451) 000934d8:0000100934d8_NS 9124416b O EL1h_n : ADD x11,x11,#0x910 +4487 clk cpu0 R X11 0000000003041910 +4488 clk cpu0 IT (4452) 000934dc:0000100934dc_NS 9b092afb O EL1h_n : MADD x27,x23,x9,x10 +4488 clk cpu0 R X27 0000000003853E10 +4489 clk cpu0 IT (4453) 000934e0:0000100934e0_NS 5298000c O EL1h_n : MOV w12,#0xc000 +4489 clk cpu0 R X12 000000000000C000 +4490 clk cpu0 IT (4454) 000934e4:0000100934e4_NS 9b0d2dcb O EL1h_n : MADD x11,x14,x13,x11 +4490 clk cpu0 R X11 0000000003041910 +4491 clk cpu0 IT (4455) 000934e8:0000100934e8_NS 9104636a O EL1h_n : ADD x10,x27,#0x118 +4491 clk cpu0 R X10 0000000003853F28 +4492 clk cpu0 IT (4456) 000934ec:0000100934ec_NS 9b0c2ee9 O EL1h_n : MADD x9,x23,x12,x11 +4492 clk cpu0 R X9 0000000003041910 +4493 clk cpu0 IT (4457) 000934f0:0000100934f0_NS f90007ea O EL1h_n : STR x10,[sp,#8] +4493 clk cpu0 MW8 03800798:000010800798_NS 00000000_03853f28 +4494 clk cpu0 IT (4458) 000934f4:0000100934f4_NS 9104836a O EL1h_n : ADD x10,x27,#0x120 +4494 clk cpu0 R X10 0000000003853F30 +4495 clk cpu0 IT (4459) 000934f8:0000100934f8_NS aa1f03fa O EL1h_n : MOV x26,xzr +4495 clk cpu0 R X26 0000000000000000 +4496 clk cpu0 IT (4460) 000934fc:0000100934fc_NS 5280031c O EL1h_n : MOV w28,#0x18 +4496 clk cpu0 R X28 0000000000000018 +4496 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a8 INVAL 0x000010097500 +4496 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a8 ALLOC 0x000010093500_NS +4496 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d40 ALLOC 0x000010093500_NS +4497 clk cpu0 IT (4461) 00093500:000010093500_NS 5280061d O EL1h_n : MOV w29,#0x30 +4497 clk cpu0 R X29 0000000000000030 +4498 clk cpu0 IT (4462) 00093504:000010093504_NS f9000fea O EL1h_n : STR x10,[sp,#0x18] +4498 clk cpu0 MW8 038007a8:0000108007a8_NS 00000000_03853f30 +4499 clk cpu0 IT (4463) 00093508:000010093508_NS 9100236a O EL1h_n : ADD x10,x27,#8 +4499 clk cpu0 R X10 0000000003853E18 +4500 clk cpu0 IT (4464) 0009350c:00001009350c_NS 91044374 O EL1h_n : ADD x20,x27,#0x110 +4500 clk cpu0 R X20 0000000003853F20 +4501 clk cpu0 IT (4465) 00093510:000010093510_NS 91401138 O EL1h_n : ADD x24,x9,#4,LSL #12 +4501 clk cpu0 R X24 0000000003045910 +4502 clk cpu0 IT (4466) 00093514:000010093514_NS f9000bea O EL1h_n : STR x10,[sp,#0x10] +4502 clk cpu0 MW8 038007a0:0000108007a0_NS 00000000_03853e18 +4503 clk cpu0 IT (4467) 00093518:000010093518_NS 7100075f O EL1h_n : CMP w26,#1 +4503 clk cpu0 R cpsr 800003c5 +4504 clk cpu0 IT (4468) 0009351c:00001009351c_NS 540003c1 O EL1h_n : B.NE 0x93594 +4504 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ac ALLOC 0x000010093580_NS +4504 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d60 ALLOC 0x000010093580_NS +4505 clk cpu0 IS (4469) 00093594:000010093594_NS 35fffe7a O EL1h_n : CBNZ w26,0x93560 +4506 clk cpu0 IT (4470) 00093598:000010093598_NS 7100067f O EL1h_n : CMP w19,#1 +4506 clk cpu0 R cpsr 800003c5 +4507 clk cpu0 IS (4471) 0009359c:00001009359c_NS 540002e0 O EL1h_n : B.EQ 0x935f8 +4508 clk cpu0 IS (4472) 000935a0:0000100935a0_NS 35fffe13 O EL1h_n : CBNZ w19,0x93560 +4509 clk cpu0 IT (4473) 000935a4:0000100935a4_NS 9b1c7ee9 O EL1h_n : MUL x9,x23,x28 +4509 clk cpu0 R X9 0000000000000000 +4510 clk cpu0 IT (4474) 000935a8:0000100935a8_NS 9b1d5908 O EL1h_n : MADD x8,x8,x29,x22 +4510 clk cpu0 R X8 00000000030295C4 +4511 clk cpu0 IT (4475) 000935ac:0000100935ac_NS b8696908 O EL1h_n : LDR w8,[x8,x9] +4511 clk cpu0 MR4 030295c4:0000008295c4_NS 00000000 +4511 clk cpu0 R X8 0000000000000000 +4512 clk cpu0 IT (4476) 000935b0:0000100935b0_NS 7100051f O EL1h_n : CMP w8,#1 +4512 clk cpu0 R cpsr 800003c5 +4513 clk cpu0 IS (4477) 000935b4:0000100935b4_NS 54000560 O EL1h_n : B.EQ 0x93660 +4514 clk cpu0 IS (4478) 000935b8:0000100935b8_NS 35fffd48 O EL1h_n : CBNZ w8,0x93560 +4515 clk cpu0 IT (4479) 000935bc:0000100935bc_NS 900000a8 O EL1h_n : ADRP x8,0xa75bc +4515 clk cpu0 R X8 00000000000A7000 +4515 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ae ALLOC 0x0000100935c0_NS +4515 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d70 ALLOC 0x0000100935c0_NS +4516 clk cpu0 IT (4480) 000935c0:0000100935c0_NS f9462d08 O EL1h_n : LDR x8,[x8,#0xc58] +4516 clk cpu0 MR8 000a7c58:0000100a7c58_NS 00000000_00000000 +4516 clk cpu0 R X8 0000000000000000 +4517 clk cpu0 IT (4481) 000935c4:0000100935c4_NS 14000015 O EL1h_n : B 0x93618 +4517 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b1 INVAL 0x000010097600_NS +4517 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b1 ALLOC 0x000010093600_NS +4517 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d80 ALLOC 0x000010093600_NS +4518 clk cpu0 IT (4482) 00093618:000010093618_NS f9000368 O EL1h_n : STR x8,[x27,#0] +4518 clk cpu0 MW8 03853e10:000010853e10_NS 00000000_00000000 +4518 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01f0 ALLOC 0x000010853e00_NS +4518 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01f0 DIRTY 0x000010853e00_NS +4518 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010853e00_NS +4518 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010853e00_NS +4519 clk cpu0 IT (4483) 0009361c:00001009361c_NS 94004900 O EL1h_n : BL 0xa5a1c +4519 clk cpu0 R X30 0000000000093620 +4520 clk cpu0 IT (4484) 000a5a1c:0000100a5a1c_NS d53b4220 O EL1h_n : MRS x0,DAIF +4520 clk cpu0 R X0 00000000000003C0 +4521 clk cpu0 IT (4485) 000a5a20:0000100a5a20_NS d53b4201 O EL1h_n : MRS x1,NZCV +4521 clk cpu0 R X1 0000000080000000 +4522 clk cpu0 IT (4486) 000a5a24:0000100a5a24_NS aa010000 O EL1h_n : ORR x0,x0,x1 +4522 clk cpu0 R X0 00000000800003C0 +4523 clk cpu0 IT (4487) 000a5a28:0000100a5a28_NS d65f03c0 O EL1h_n : RET +4524 clk cpu0 IT (4488) 00093620:000010093620_NS f9400be9 O EL1h_n : LDR x9,[sp,#0x10] +4524 clk cpu0 MR8 038007a0:0000108007a0_NS 00000000_03853e18 +4524 clk cpu0 R X9 0000000003853E18 +4525 clk cpu0 IT (4489) 00093624:000010093624_NS 121b6808 O EL1h_n : AND w8,w0,#0xffffffe0 +4525 clk cpu0 R X8 00000000800003C0 +4526 clk cpu0 IT (4490) 00093628:000010093628_NS 17ffffcd O EL1h_n : B 0x9355c +4526 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01aa ALLOC 0x000010093540_NS +4526 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d50 ALLOC 0x000010093540_NS +4527 clk cpu0 IT (4491) 0009355c:00001009355c_NS f9000128 O EL1h_n : STR x8,[x9,#0] +4527 clk cpu0 MW8 03853e18:000010853e18_NS 00000000_800003c0 +4528 clk cpu0 IT (4492) 00093560:000010093560_NS b9400328 O EL1h_n : LDR w8,[x25,#0] +4528 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4528 clk cpu0 R X8 0000000000000000 +4529 clk cpu0 IT (4493) 00093564:000010093564_NS 9100075a O EL1h_n : ADD x26,x26,#1 +4529 clk cpu0 R X26 0000000000000001 +4530 clk cpu0 IT (4494) 00093568:000010093568_NS b900029f O EL1h_n : STR wzr,[x20,#0] +4530 clk cpu0 MW4 03853f20:000010853f20_NS 00000000 +4530 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01f8 ALLOC 0x000010853f00_NS +4530 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01f8 DIRTY 0x000010853f00_NS +4530 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010853f00_NS +4530 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010853f00_NS +4531 clk cpu0 IT (4495) 0009356c:00001009356c_NS f81f8298 O EL1h_n : STUR x24,[x20,#-8] +4531 clk cpu0 MW8 03853f18:000010853f18_NS 00000000_03045910 +4532 clk cpu0 IT (4496) 00093570:000010093570_NS 8b081aa9 O EL1h_n : ADD x9,x21,x8,LSL #6 +4532 clk cpu0 R X9 0000000003000000 +4533 clk cpu0 IT (4497) 00093574:000010093574_NS 8b171529 O EL1h_n : ADD x9,x9,x23,LSL #5 +4533 clk cpu0 R X9 0000000003000000 +4534 clk cpu0 IT (4498) 00093578:000010093578_NS b9401529 O EL1h_n : LDR w9,[x9,#0x14] +4534 clk cpu0 MR4 03000014:000000800014_NS 00000001 +4534 clk cpu0 R X9 0000000000000001 +4535 clk cpu0 IT (4499) 0009357c:00001009357c_NS 91046294 O EL1h_n : ADD x20,x20,#0x118 +4535 clk cpu0 R X20 0000000003854038 +4536 clk cpu0 IT (4500) 00093580:000010093580_NS 91401318 O EL1h_n : ADD x24,x24,#4,LSL #12 +4536 clk cpu0 R X24 0000000003049910 +4537 clk cpu0 IT (4501) 00093584:000010093584_NS eb09035f O EL1h_n : CMP x26,x9 +4537 clk cpu0 R cpsr 600003c5 +4538 clk cpu0 IT (4502) 00093588:000010093588_NS 54000b62 O EL1h_n : B.CS 0x936f4 +4538 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b6 ALLOC 0x0000100936c0_NS +4538 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0db0 ALLOC 0x0000100936c0_NS +4539 clk cpu0 IT (4503) 000936f4:0000100936f4_NS f001bcf4 O EL1h_n : ADRP x20,0x38326f4 +4539 clk cpu0 R X20 0000000003832000 +4540 clk cpu0 IT (4504) 000936f8:0000100936f8_NS 91162294 O EL1h_n : ADD x20,x20,#0x588 +4540 clk cpu0 R X20 0000000003832588 +4541 clk cpu0 IT (4505) 000936fc:0000100936fc_NS 34000113 O EL1h_n : CBZ w19,0x9371c +4541 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b8 ALLOC 0x000010093700_NS +4541 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0dc0 ALLOC 0x000010093700_NS +4542 clk cpu0 IT (4506) 0009371c:00001009371c_NS 900000a8 O EL1h_n : ADRP x8,0xa771c +4542 clk cpu0 R X8 00000000000A7000 +4543 clk cpu0 IT (4507) 00093720:000010093720_NS f9464108 O EL1h_n : LDR x8,[x8,#0xc80] +4543 clk cpu0 MR8 000a7c80:0000100a7c80_NS 00000000_00000000 +4543 clk cpu0 R X8 0000000000000000 +4544 clk cpu0 IT (4508) 00093724:000010093724_NS f94003f5 O EL1h_n : LDR x21,[sp,#0] +4544 clk cpu0 MR8 03800790:000010800790_NS 00000000_00000000 +4544 clk cpu0 R X21 0000000000000000 +4545 clk cpu0 IT (4509) 00093728:000010093728_NS aa1f03e9 O EL1h_n : MOV x9,xzr +4545 clk cpu0 R X9 0000000000000000 +4546 clk cpu0 IT (4510) 0009372c:00001009372c_NS d0017d6e O EL1h_n : ADRP x14,0x304172c +4546 clk cpu0 R X14 0000000003041000 +4547 clk cpu0 IT (4511) 00093730:000010093730_NS 5280460b O EL1h_n : MOV w11,#0x230 +4547 clk cpu0 R X11 0000000000000230 +4548 clk cpu0 IT (4512) 00093734:000010093734_NS 321107ed O EL1h_n : ORR w13,wzr,#0x18000 +4548 clk cpu0 R X13 0000000000018000 +4549 clk cpu0 IT (4513) 00093738:000010093738_NS 912441ce O EL1h_n : ADD x14,x14,#0x910 +4549 clk cpu0 R X14 0000000003041910 +4550 clk cpu0 IT (4514) 0009373c:00001009373c_NS 5280230a O EL1h_n : MOV w10,#0x118 +4550 clk cpu0 R X10 0000000000000118 +4550 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ba ALLOC 0x000010093740_NS +4550 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0dd0 ALLOC 0x000010093740_NS +4551 clk cpu0 IT (4515) 00093740:000010093740_NS 5298000c O EL1h_n : MOV w12,#0xc000 +4551 clk cpu0 R X12 000000000000C000 +4552 clk cpu0 IT (4516) 00093744:000010093744_NS 9b0b52ab O EL1h_n : MADD x11,x21,x11,x20 +4552 clk cpu0 R X11 0000000003832588 +4553 clk cpu0 IT (4517) 00093748:000010093748_NS 9b0d3aad O EL1h_n : MADD x13,x21,x13,x14 +4553 clk cpu0 R X13 0000000003041910 +4554 clk cpu0 IT (4518) 0009374c:00001009374c_NS 9b0a2d2a O EL1h_n : MADD x10,x9,x10,x11 +4554 clk cpu0 R X10 0000000003832588 +4555 clk cpu0 IT (4519) 00093750:000010093750_NS 9b0c3529 O EL1h_n : MADD x9,x9,x12,x13 +4555 clk cpu0 R X9 0000000003041910 +4556 clk cpu0 IT (4520) 00093754:000010093754_NS f9000148 O EL1h_n : STR x8,[x10,#0] +4556 clk cpu0 MW8 03832588:000010832588_NS 00000000_00000000 +4556 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 012c ALLOC 0x000010832580_NS +4556 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 012c DIRTY 0x000010832580_NS +4556 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010832580_NS +4556 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010832580_NS +4557 clk cpu0 IT (4521) 00093758:000010093758_NS 91402128 O EL1h_n : ADD x8,x9,#8,LSL #12 +4557 clk cpu0 R X8 0000000003049910 +4558 clk cpu0 IT (4522) 0009375c:00001009375c_NS f9008548 O EL1h_n : STR x8,[x10,#0x108] +4558 clk cpu0 MW8 03832690:000010832690_NS 00000000_03049910 +4558 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0134 ALLOC 0x000010832680_NS +4558 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0134 DIRTY 0x000010832680_NS +4558 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010832680_NS +4558 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010832680_NS +4559 clk cpu0 IT (4523) 00093760:000010093760_NS 940048af O EL1h_n : BL 0xa5a1c +4559 clk cpu0 R X30 0000000000093764 +4560 clk cpu0 IT (4524) 000a5a1c:0000100a5a1c_NS d53b4220 O EL1h_n : MRS x0,DAIF +4560 clk cpu0 R X0 00000000000003C0 +4561 clk cpu0 IT (4525) 000a5a20:0000100a5a20_NS d53b4201 O EL1h_n : MRS x1,NZCV +4561 clk cpu0 R X1 0000000060000000 +4562 clk cpu0 IT (4526) 000a5a24:0000100a5a24_NS aa010000 O EL1h_n : ORR x0,x0,x1 +4562 clk cpu0 R X0 00000000600003C0 +4563 clk cpu0 IT (4527) 000a5a28:0000100a5a28_NS d65f03c0 O EL1h_n : RET +4564 clk cpu0 IT (4528) 00093764:000010093764_NS f0030c13 O EL1h_n : ADRP x19,0x6216764 +4564 clk cpu0 R X19 0000000006216000 +4565 clk cpu0 IT (4529) 00093768:000010093768_NS 91013273 O EL1h_n : ADD x19,x19,#0x4c +4565 clk cpu0 R X19 000000000621604C +4566 clk cpu0 IT (4530) 0009376c:00001009376c_NS b9400261 O EL1h_n : LDR w1,[x19,#0] +4566 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4566 clk cpu0 R X1 0000000000000001 +4567 clk cpu0 IT (4531) 00093770:000010093770_NS 5280460a O EL1h_n : MOV w10,#0x230 +4567 clk cpu0 R X10 0000000000000230 +4568 clk cpu0 IT (4532) 00093774:000010093774_NS 121b6808 O EL1h_n : AND w8,w0,#0xffffffe0 +4568 clk cpu0 R X8 00000000600003C0 +4569 clk cpu0 IT (4533) 00093778:000010093778_NS 52802309 O EL1h_n : MOV w9,#0x118 +4569 clk cpu0 R X9 0000000000000118 +4570 clk cpu0 IT (4534) 0009377c:00001009377c_NS 9b0a52aa O EL1h_n : MADD x10,x21,x10,x20 +4570 clk cpu0 R X10 0000000003832588 +4570 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01bc ALLOC 0x000010093780_NS +4570 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0de0 ALLOC 0x000010093780_NS +4571 clk cpu0 IT (4535) 00093780:000010093780_NS d001bec0 O EL1h_n : ADRP x0,0x386d780 +4571 clk cpu0 R X0 000000000386D000 +4572 clk cpu0 IT (4536) 00093784:000010093784_NS 321e0108 O EL1h_n : ORR w8,w8,#4 +4572 clk cpu0 R X8 00000000600003C4 +4573 clk cpu0 IT (4537) 00093788:000010093788_NS 9b092ae9 O EL1h_n : MADD x9,x23,x9,x10 +4573 clk cpu0 R X9 0000000003832588 +4574 clk cpu0 IT (4538) 0009378c:00001009378c_NS 913cc000 O EL1h_n : ADD x0,x0,#0xf30 +4574 clk cpu0 R X0 000000000386DF30 +4575 clk cpu0 IT (4539) 00093790:000010093790_NS f9000528 O EL1h_n : STR x8,[x9,#8] +4575 clk cpu0 MW8 03832590:000010832590_NS 00000000_600003c4 +4576 clk cpu0 IT (4540) 00093794:000010093794_NS b901113f O EL1h_n : STR wzr,[x9,#0x110] +4576 clk cpu0 MW4 03832698:000010832698_NS 00000000 +4577 clk cpu0 IT (4541) 00093798:000010093798_NS 940026f7 O EL1h_n : BL 0x9d374 +4577 clk cpu0 R X30 000000000009379C +4578 clk cpu0 IT (4542) 0009d374:00001009d374_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +4578 clk cpu0 MW8 03800770:000010800770_NS 00000000_03832588 +4578 clk cpu0 R SP_EL1 0000000003800770 +4579 clk cpu0 IT (4543) 0009d378:00001009d378_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +4579 clk cpu0 MW8 03800780:000010800780_NS 00000000_0621604c +4579 clk cpu0 MW8 03800788:000010800788_NS 00000000_0009379c +4580 clk cpu0 IT (4544) 0009d37c:00001009d37c_NS 2a0103f4 O EL1h_n : MOV w20,w1 +4580 clk cpu0 R X20 0000000000000001 +4581 clk cpu0 IT (4545) 0009d380:00001009d380_NS aa0003f3 O EL1h_n : MOV x19,x0 +4581 clk cpu0 R X19 000000000386DF30 +4582 clk cpu0 IT (4546) 0009d384:00001009d384_NS 940027b7 O EL1h_n : BL 0xa7260 +4582 clk cpu0 R X30 000000000009D388 +4583 clk cpu0 IT (4547) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +4583 clk cpu0 R X0 0000000000000000 +4584 clk cpu0 IT (4548) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +4584 clk cpu0 R cpsr 600007c5 +4585 clk cpu0 IT (4549) 0009d388:00001009d388_NS b9000fe0 O EL1h_n : STR w0,[sp,#0xc] +4585 clk cpu0 MW4 0380077c:00001080077c_NS 00000000 +4585 clk cpu0 R cpsr 600003c5 +4586 clk cpu0 IT (4550) 0009d38c:00001009d38c_NS b9400fe8 O EL1h_n : LDR w8,[sp,#0xc] +4586 clk cpu0 MR4 0380077c:00001080077c_NS 00000000 +4586 clk cpu0 R X8 0000000000000000 +4587 clk cpu0 IT (4551) 0009d390:00001009d390_NS 91000e69 O EL1h_n : ADD x9,x19,#3 +4587 clk cpu0 R X9 000000000386DF33 +4588 clk cpu0 IT (4552) 0009d394:00001009d394_NS 38686928 O EL1h_n : LDRB w8,[x9,x8] +4588 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4588 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4588 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4588 clk cpu0 TTW DTLB LPAE 1:3 0000704730d8 000000001086c423 : BLOCK ATTRIDX=0 NS=1 AP=0 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001086c000 +4588 clk cpu0 MR1 0386df33:00001086df33_NS 00 +4588 clk cpu0 R X8 0000000000000000 +4588 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0386c000_NS EL1_n vmid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4588 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0386c000_NS EL1_n vmid=0:0x001086c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000000800000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0187 INVAL 0x0000704830c0_NS +4588 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0187 ALLOC 0x0000704730c0_NS +4588 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c32 ALLOC 0x0000704730c0_NS +4589 clk cpu0 IT (4553) 0009d398:00001009d398_NS b9400fea O EL1h_n : LDR w10,[sp,#0xc] +4589 clk cpu0 MR4 0380077c:00001080077c_NS 00000000 +4589 clk cpu0 R X10 0000000000000000 +4590 clk cpu0 IT (4554) 0009d39c:00001009d39c_NS 2a2803e8 O EL1h_n : MVN w8,w8 +4590 clk cpu0 R X8 00000000FFFFFFFF +4591 clk cpu0 IT (4555) 0009d3a0:00001009d3a0_NS 382a6928 O EL1h_n : STRB w8,[x9,x10] +4591 clk cpu0 MW1 0386df33:00001086df33_NS ff +4592 clk cpu0 IT (4556) 0009d3a4:00001009d3a4_NS d5033f9f O EL1h_n : DSB SY +4593 clk cpu0 IT (4557) 0009d3a8:00001009d3a8_NS aa1303e0 O EL1h_n : MOV x0,x19 +4593 clk cpu0 R X0 000000000386DF30 +4594 clk cpu0 IT (4558) 0009d3ac:00001009d3ac_NS 97ffed6c O EL1h_n : BL 0x9895c +4594 clk cpu0 R X30 000000000009D3B0 +4595 clk cpu0 IT (4559) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +4595 clk cpu0 R X8 0000000006216000 +4596 clk cpu0 IT (4560) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +4596 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4596 clk cpu0 R X8 0000000000000001 +4597 clk cpu0 IT (4561) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +4597 clk cpu0 R cpsr 800003c5 +4598 clk cpu0 IT (4562) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +4599 clk cpu0 IT (4563) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +4600 clk cpu0 IT (4564) 0009d3b0:00001009d3b0_NS 39400668 O EL1h_n : LDRB w8,[x19,#1] +4600 clk cpu0 MR1 0386df31:00001086df31_NS 00 +4600 clk cpu0 R X8 0000000000000000 +4601 clk cpu0 IT (4565) 0009d3b4:00001009d3b4_NS 11000508 O EL1h_n : ADD w8,w8,#1 +4601 clk cpu0 R X8 0000000000000001 +4602 clk cpu0 IT (4566) 0009d3b8:00001009d3b8_NS 39000668 O EL1h_n : STRB w8,[x19,#1] +4602 clk cpu0 MW1 0386df31:00001086df31_NS 01 +4603 clk cpu0 IT (4567) 0009d3bc:00001009d3bc_NS 39400668 O EL1h_n : LDRB w8,[x19,#1] +4603 clk cpu0 MR1 0386df31:00001086df31_NS 01 +4603 clk cpu0 R X8 0000000000000001 +4604 clk cpu0 IT (4568) 0009d3c0:00001009d3c0_NS 6b14011f O EL1h_n : CMP w8,w20 +4604 clk cpu0 R cpsr 600003c5 +4605 clk cpu0 IS (4569) 0009d3c4:00001009d3c4_NS 540002c1 O EL1h_n : B.NE 0x9d41c +4606 clk cpu0 IT (4570) 0009d3c8:00001009d3c8_NS 3900067f O EL1h_n : STRB wzr,[x19,#1] +4606 clk cpu0 MW1 0386df31:00001086df31_NS 00 +4607 clk cpu0 IT (4571) 0009d3cc:00001009d3cc_NS b9000bff O EL1h_n : STR wzr,[sp,#8] +4607 clk cpu0 MW4 03800778:000010800778_NS 00000000 +4608 clk cpu0 IT (4572) 0009d3d0:00001009d3d0_NS b0030bc8 O EL1h_n : ADRP x8,0x62163d0 +4608 clk cpu0 R X8 0000000006216000 +4609 clk cpu0 IT (4573) 0009d3d4:00001009d3d4_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +4609 clk cpu0 MR4 03800778:000010800778_NS 00000000 +4609 clk cpu0 R X9 0000000000000000 +4610 clk cpu0 IT (4574) 0009d3d8:00001009d3d8_NS b9404d0a O EL1h_n : LDR w10,[x8,#0x4c] +4610 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4610 clk cpu0 R X10 0000000000000001 +4611 clk cpu0 IT (4575) 0009d3dc:00001009d3dc_NS 6b0a013f O EL1h_n : CMP w9,w10 +4611 clk cpu0 R cpsr 800003c5 +4612 clk cpu0 IS (4576) 0009d3e0:00001009d3e0_NS 54000142 O EL1h_n : B.CS 0x9d408 +4613 clk cpu0 IT (4577) 0009d3e4:00001009d3e4_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +4613 clk cpu0 MR4 0380077c:00001080077c_NS 00000000 +4613 clk cpu0 R X9 0000000000000000 +4614 clk cpu0 IT (4578) 0009d3e8:00001009d3e8_NS 91000e6a O EL1h_n : ADD x10,x19,#3 +4614 clk cpu0 R X10 000000000386DF33 +4615 clk cpu0 IT (4579) 0009d3ec:00001009d3ec_NS 38696949 O EL1h_n : LDRB w9,[x10,x9] +4615 clk cpu0 MR1 0386df33:00001086df33_NS ff +4615 clk cpu0 R X9 00000000000000FF +4616 clk cpu0 IT (4580) 0009d3f0:00001009d3f0_NS b9400beb O EL1h_n : LDR w11,[sp,#8] +4616 clk cpu0 MR4 03800778:000010800778_NS 00000000 +4616 clk cpu0 R X11 0000000000000000 +4617 clk cpu0 IT (4581) 0009d3f4:00001009d3f4_NS 382b6949 O EL1h_n : STRB w9,[x10,x11] +4617 clk cpu0 MW1 0386df33:00001086df33_NS ff +4618 clk cpu0 IT (4582) 0009d3f8:00001009d3f8_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +4618 clk cpu0 MR4 03800778:000010800778_NS 00000000 +4618 clk cpu0 R X9 0000000000000000 +4619 clk cpu0 IT (4583) 0009d3fc:00001009d3fc_NS 11000529 O EL1h_n : ADD w9,w9,#1 +4619 clk cpu0 R X9 0000000000000001 +4620 clk cpu0 IT (4584) 0009d400:00001009d400_NS b9000be9 O EL1h_n : STR w9,[sp,#8] +4620 clk cpu0 MW4 03800778:000010800778_NS 00000001 +4621 clk cpu0 IT (4585) 0009d404:00001009d404_NS 17fffff4 O EL1h_n : B 0x9d3d4 +4622 clk cpu0 IT (4586) 0009d3d4:00001009d3d4_NS b9400be9 O EL1h_n : LDR w9,[sp,#8] +4622 clk cpu0 MR4 03800778:000010800778_NS 00000001 +4622 clk cpu0 R X9 0000000000000001 +4623 clk cpu0 IT (4587) 0009d3d8:00001009d3d8_NS b9404d0a O EL1h_n : LDR w10,[x8,#0x4c] +4623 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4623 clk cpu0 R X10 0000000000000001 +4624 clk cpu0 IT (4588) 0009d3dc:00001009d3dc_NS 6b0a013f O EL1h_n : CMP w9,w10 +4624 clk cpu0 R cpsr 600003c5 +4625 clk cpu0 IT (4589) 0009d3e0:00001009d3e0_NS 54000142 O EL1h_n : B.CS 0x9d408 +4626 clk cpu0 IT (4590) 0009d408:00001009d408_NS d5033fbf O EL1h_n : DMB SY +4627 clk cpu0 IT (4591) 0009d40c:00001009d40c_NS b9400fe8 O EL1h_n : LDR w8,[sp,#0xc] +4627 clk cpu0 MR4 0380077c:00001080077c_NS 00000000 +4627 clk cpu0 R X8 0000000000000000 +4628 clk cpu0 IT (4592) 0009d410:00001009d410_NS 8b080268 O EL1h_n : ADD x8,x19,x8 +4628 clk cpu0 R X8 000000000386DF30 +4629 clk cpu0 IT (4593) 0009d414:00001009d414_NS 39400d08 O EL1h_n : LDRB w8,[x8,#3] +4629 clk cpu0 MR1 0386df33:00001086df33_NS ff +4629 clk cpu0 R X8 00000000000000FF +4630 clk cpu0 IT (4594) 0009d418:00001009d418_NS 39000a68 O EL1h_n : STRB w8,[x19,#2] +4630 clk cpu0 MW1 0386df32:00001086df32_NS ff +4631 clk cpu0 IT (4595) 0009d41c:00001009d41c_NS d5033f9f O EL1h_n : DSB SY +4632 clk cpu0 IT (4596) 0009d420:00001009d420_NS aa1303e0 O EL1h_n : MOV x0,x19 +4632 clk cpu0 R X0 000000000386DF30 +4633 clk cpu0 IT (4597) 0009d424:00001009d424_NS 97fff985 O EL1h_n : BL 0x9ba38 +4633 clk cpu0 R X30 000000000009D428 +4634 clk cpu0 IT (4598) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +4635 clk cpu0 IT (4599) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +4635 clk cpu0 R X8 0000000006216000 +4636 clk cpu0 IT (4600) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +4636 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4636 clk cpu0 R X8 0000000000000001 +4637 clk cpu0 IT (4601) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +4637 clk cpu0 R cpsr 800003c5 +4638 clk cpu0 IT (4602) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +4639 clk cpu0 IT (4603) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +4640 clk cpu0 IT (4604) 0009d428:00001009d428_NS 39400a68 O EL1h_n : LDRB w8,[x19,#2] +4640 clk cpu0 MR1 0386df32:00001086df32_NS ff +4640 clk cpu0 R X8 00000000000000FF +4641 clk cpu0 IT (4605) 0009d42c:00001009d42c_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +4641 clk cpu0 MR4 0380077c:00001080077c_NS 00000000 +4641 clk cpu0 R X9 0000000000000000 +4642 clk cpu0 IT (4606) 0009d430:00001009d430_NS 8b090269 O EL1h_n : ADD x9,x19,x9 +4642 clk cpu0 R X9 000000000386DF30 +4643 clk cpu0 IT (4607) 0009d434:00001009d434_NS 39400d29 O EL1h_n : LDRB w9,[x9,#3] +4643 clk cpu0 MR1 0386df33:00001086df33_NS ff +4643 clk cpu0 R X9 00000000000000FF +4644 clk cpu0 IT (4608) 0009d438:00001009d438_NS 6b09011f O EL1h_n : CMP w8,w9 +4644 clk cpu0 R cpsr 600003c5 +4645 clk cpu0 IT (4609) 0009d43c:00001009d43c_NS 54000060 O EL1h_n : B.EQ 0x9d448 +4646 clk cpu0 IT (4610) 0009d448:00001009d448_NS d5033fbf O EL1h_n : DMB SY +4647 clk cpu0 IT (4611) 0009d44c:00001009d44c_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +4647 clk cpu0 MR8 03800780:000010800780_NS 00000000_0621604c +4647 clk cpu0 MR8 03800788:000010800788_NS 00000000_0009379c +4647 clk cpu0 R X19 000000000621604C +4647 clk cpu0 R X30 000000000009379C +4648 clk cpu0 IT (4612) 0009d450:00001009d450_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +4648 clk cpu0 MR8 03800770:000010800770_NS 00000000_03832588 +4648 clk cpu0 R SP_EL1 0000000003800790 +4648 clk cpu0 R X20 0000000003832588 +4649 clk cpu0 IT (4613) 0009d454:00001009d454_NS d65f03c0 O EL1h_n : RET +4650 clk cpu0 IT (4614) 0009379c:00001009379c_NS aa1303e0 O EL1h_n : MOV x0,x19 +4650 clk cpu0 R X0 000000000621604C +4651 clk cpu0 IT (4615) 000937a0:0000100937a0_NS 9400488f O EL1h_n : BL 0xa59dc +4651 clk cpu0 R X30 00000000000937A4 +4652 clk cpu0 IT (4616) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +4653 clk cpu0 IT (4617) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +4653 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +4653 clk cpu0 R DC CIVAC 00000000:0621604c +4653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +4653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +4654 clk cpu0 IT (4618) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +4655 clk cpu0 IT (4619) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +4656 clk cpu0 IT (4620) 000937a4:0000100937a4_NS d5033f9f O EL1h_n : DSB SY +4657 clk cpu0 IT (4621) 000937a8:0000100937a8_NS a9477bfd O EL1h_n : LDP x29,x30,[sp,#0x70] +4657 clk cpu0 MR8 03800800:000010800800_NS 00000000_00000000 +4657 clk cpu0 MR8 03800808:000010800808_NS 00000000_00040524 +4657 clk cpu0 R X29 0000000000000000 +4657 clk cpu0 R X30 0000000000040524 +4658 clk cpu0 IT (4622) 000937ac:0000100937ac_NS a9464ff4 O EL1h_n : LDP x20,x19,[sp,#0x60] +4658 clk cpu0 MR8 038007f0:0000108007f0_NS 00000005_45108510 +4658 clk cpu0 MR8 038007f8:0000108007f8_NS 00000000_00040498 +4658 clk cpu0 R X19 0000000000040498 +4658 clk cpu0 R X20 0000000545108510 +4659 clk cpu0 IT (4623) 000937b0:0000100937b0_NS a94557f6 O EL1h_n : LDP x22,x21,[sp,#0x50] +4659 clk cpu0 MR8 038007e0:0000108007e0_NS 00000000_00003fff +4659 clk cpu0 MR8 038007e8:0000108007e8_NS 00000000_10440000 +4659 clk cpu0 R X21 0000000010440000 +4659 clk cpu0 R X22 0000000000003FFF +4660 clk cpu0 IT (4624) 000937b4:0000100937b4_NS a9445ff8 O EL1h_n : LDP x24,x23,[sp,#0x40] +4660 clk cpu0 MR8 038007d0:0000108007d0_NS 00000000_00000000 +4660 clk cpu0 MR8 038007d8:0000108007d8_NS 00000000_00000000 +4660 clk cpu0 R X23 0000000000000000 +4660 clk cpu0 R X24 0000000000000000 +4661 clk cpu0 IT (4625) 000937b8:0000100937b8_NS a94367fa O EL1h_n : LDP x26,x25,[sp,#0x30] +4661 clk cpu0 MR8 038007c0:0000108007c0_NS 00000000_00000000 +4661 clk cpu0 MR8 038007c8:0000108007c8_NS 00000000_00000000 +4661 clk cpu0 R X25 0000000000000000 +4661 clk cpu0 R X26 0000000000000000 +4662 clk cpu0 IT (4626) 000937bc:0000100937bc_NS a9426ffc O EL1h_n : LDP x28,x27,[sp,#0x20] +4662 clk cpu0 MR8 038007b0:0000108007b0_NS 00000000_00000000 +4662 clk cpu0 MR8 038007b8:0000108007b8_NS 00000000_00000000 +4662 clk cpu0 R X27 0000000000000000 +4662 clk cpu0 R X28 0000000000000000 +4662 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01be ALLOC 0x0000100937c0_NS +4662 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0df0 ALLOC 0x0000100937c0_NS +4663 clk cpu0 IT (4627) 000937c0:0000100937c0_NS 910203ff O EL1h_n : ADD sp,sp,#0x80 +4663 clk cpu0 R SP_EL1 0000000003800810 +4664 clk cpu0 IT (4628) 000937c4:0000100937c4_NS 14001354 O EL1h_n : B 0x98514 +4664 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0028 INVAL 0x000010098500 +4664 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0028 ALLOC 0x000010098500_NS +4665 clk cpu0 IT (4629) 00098514:000010098514_NS f81f0ffe O EL1h_n : STR x30,[sp,#-0x10]! +4665 clk cpu0 MW8 03800800:000010800800_NS 00000000_00040524 +4665 clk cpu0 R SP_EL1 0000000003800800 +4666 clk cpu0 IT (4630) 00098518:000010098518_NS d5033f9f O EL1h_n : DSB SY +4667 clk cpu0 IT (4631) 0009851c:00001009851c_NS d0030be0 O EL1h_n : ADRP x0,0x621651c +4667 clk cpu0 R X0 0000000006216000 +4668 clk cpu0 IT (4632) 00098520:000010098520_NS 91038000 O EL1h_n : ADD x0,x0,#0xe0 +4668 clk cpu0 R X0 00000000062160E0 +4669 clk cpu0 IT (4633) 00098524:000010098524_NS 9400352e O EL1h_n : BL 0xa59dc +4669 clk cpu0 R X30 0000000000098528 +4670 clk cpu0 IT (4634) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +4671 clk cpu0 IT (4635) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +4671 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 062160e0:0000152160e0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +4671 clk cpu0 R DC CIVAC 00000000:062160e0 +4671 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000152160c0_NS +4671 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +4671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +4671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 CLEAN 0x0000152160c0_NS +4671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 INVAL 0x0000152160c0_NS +4672 clk cpu0 IT (4636) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +4673 clk cpu0 IT (4637) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +4674 clk cpu0 IT (4638) 00098528:000010098528_NS d5033f9f O EL1h_n : DSB SY +4675 clk cpu0 IT (4639) 0009852c:00001009852c_NS f84107fe O EL1h_n : LDR x30,[sp],#0x10 +4675 clk cpu0 MR8 03800800:000010800800_NS 00000000_00040524 +4675 clk cpu0 R SP_EL1 0000000003800810 +4675 clk cpu0 R X30 0000000000040524 +4676 clk cpu0 IT (4640) 00098530:000010098530_NS d65f03c0 O EL1h_n : RET +4676 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 INVAL 0x00001009c500_NS +4676 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0029 ALLOC 0x000010040500_NS +4677 clk cpu0 IT (4641) 00040524:000010040524_NS d2800000 O EL1h_n : MOV x0,#0 +4677 clk cpu0 R X0 0000000000000000 +4678 clk cpu0 IT (4642) 00040528:000010040528_NS d2800001 O EL1h_n : MOV x1,#0 +4678 clk cpu0 R X1 0000000000000000 +4679 clk cpu0 IT (4643) 0004052c:00001004052c_NS d2800022 O EL1h_n : MOV x2,#1 +4679 clk cpu0 R X2 0000000000000001 +4680 clk cpu0 IT (4644) 00040530:000010040530_NS d10443ff O EL1h_n : SUB sp,sp,#0x110 +4680 clk cpu0 R SP_EL1 0000000003800700 +4681 clk cpu0 IT (4645) 00040534:000010040534_NS 910003e3 O EL1h_n : MOV x3,sp +4681 clk cpu0 R X3 0000000003800700 +4682 clk cpu0 IT (4646) 00040538:000010040538_NS 94014650 O EL1h_n : BL 0x91e78 +4682 clk cpu0 R X30 000000000004053C +4682 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00f2 ALLOC 0x000010091e40_NS +4682 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0790 ALLOC 0x000010091e40_NS +4683 clk cpu0 IT (4647) 00091e78:000010091e78_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +4683 clk cpu0 MW8 038006d0:0000108006d0_NS 00000000_00003fff +4683 clk cpu0 R SP_EL1 00000000038006D0 +4684 clk cpu0 IT (4648) 00091e7c:000010091e7c_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +4684 clk cpu0 MW8 038006e0:0000108006e0_NS 00000000_10440000 +4684 clk cpu0 MW8 038006e8:0000108006e8_NS 00000005_45108510 +4684 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00f4 ALLOC 0x000010091e80_NS +4684 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 07a0 ALLOC 0x000010091e80_NS +4685 clk cpu0 IT (4649) 00091e80:000010091e80_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +4685 clk cpu0 MW8 038006f0:0000108006f0_NS 00000000_00040498 +4685 clk cpu0 MW8 038006f8:0000108006f8_NS 00000000_0004053c +4686 clk cpu0 IT (4650) 00091e84:000010091e84_NS aa0303f5 O EL1h_n : MOV x21,x3 +4686 clk cpu0 R X21 0000000003800700 +4687 clk cpu0 IT (4651) 00091e88:000010091e88_NS 2a0203f4 O EL1h_n : MOV w20,w2 +4687 clk cpu0 R X20 0000000000000001 +4688 clk cpu0 IT (4652) 00091e8c:000010091e8c_NS 2a0103f3 O EL1h_n : MOV w19,w1 +4688 clk cpu0 R X19 0000000000000000 +4689 clk cpu0 IT (4653) 00091e90:000010091e90_NS 2a0003f6 O EL1h_n : MOV w22,w0 +4689 clk cpu0 R X22 0000000000000000 +4690 clk cpu0 IT (4654) 00091e94:000010091e94_NS 940054f3 O EL1h_n : BL 0xa7260 +4690 clk cpu0 R X30 0000000000091E98 +4691 clk cpu0 IT (4655) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +4691 clk cpu0 R X0 0000000000000000 +4692 clk cpu0 IT (4656) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +4692 clk cpu0 R cpsr 600007c5 +4693 clk cpu0 IT (4657) 00091e98:000010091e98_NS 7100069f O EL1h_n : CMP w20,#1 +4693 clk cpu0 R cpsr 600003c5 +4694 clk cpu0 IT (4658) 00091e9c:000010091e9c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +4694 clk cpu0 R X20 0000000000000000 +4695 clk cpu0 IS (4659) 00091ea0:000010091ea0_NS 540001c1 O EL1h_n : B.NE 0x91ed8 +4696 clk cpu0 IT (4660) 00091ea4:000010091ea4_NS 7100167f O EL1h_n : CMP w19,#5 +4696 clk cpu0 R cpsr 800003c5 +4697 clk cpu0 IT (4661) 00091ea8:000010091ea8_NS 93407e88 O EL1h_n : SXTW x8,w20 +4697 clk cpu0 R X8 0000000000000000 +4698 clk cpu0 IT (4662) 00091eac:000010091eac_NS 54000221 O EL1h_n : B.NE 0x91ef0 +4698 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00f6 ALLOC 0x000010091ec0_NS +4698 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 07b0 ALLOC 0x000010091ec0_NS +4699 clk cpu0 IT (4663) 00091ef0:000010091ef0_NS b0030be9 O EL1h_n : ADRP x9,0x620eef0 +4699 clk cpu0 R X9 000000000620E000 +4700 clk cpu0 IT (4664) 00091ef4:000010091ef4_NS 91000129 O EL1h_n : ADD x9,x9,#0 +4700 clk cpu0 R X9 000000000620E000 +4701 clk cpu0 IT (4665) 00091ef8:000010091ef8_NS 52900a8a O EL1h_n : MOV w10,#0x8054 +4701 clk cpu0 R X10 0000000000008054 +4702 clk cpu0 IT (4666) 00091efc:000010091efc_NS 8b080929 O EL1h_n : ADD x9,x9,x8,LSL #2 +4702 clk cpu0 R X9 000000000620E000 +4702 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00f8 ALLOC 0x000010091f00_NS +4702 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 07c0 ALLOC 0x000010091f00_NS +4703 clk cpu0 IT (4667) 00091f00:000010091f00_NS b86a6929 O EL1h_n : LDR w9,[x9,x10] +4703 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4703 clk cpu0 R X9 0000000000000000 +4703 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +4703 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +4704 clk cpu0 IT (4668) 00091f04:000010091f04_NS 90017cca O EL1h_n : ADRP x10,0x3029f04 +4704 clk cpu0 R X10 0000000003029000 +4705 clk cpu0 IT (4669) 00091f08:000010091f08_NS 5280060b O EL1h_n : MOV w11,#0x30 +4705 clk cpu0 R X11 0000000000000030 +4706 clk cpu0 IT (4670) 00091f0c:000010091f0c_NS 9117114a O EL1h_n : ADD x10,x10,#0x5c4 +4706 clk cpu0 R X10 00000000030295C4 +4707 clk cpu0 IT (4671) 00091f10:000010091f10_NS 5280030c O EL1h_n : MOV w12,#0x18 +4707 clk cpu0 R X12 0000000000000018 +4708 clk cpu0 IT (4672) 00091f14:000010091f14_NS 5280018d O EL1h_n : MOV w13,#0xc +4708 clk cpu0 R X13 000000000000000C +4709 clk cpu0 IT (4673) 00091f18:000010091f18_NS 9b0b2929 O EL1h_n : MADD x9,x9,x11,x10 +4709 clk cpu0 R X9 00000000030295C4 +4710 clk cpu0 IT (4674) 00091f1c:000010091f1c_NS 9bac26c9 O EL1h_n : UMADDL x9,w22,w12,x9 +4710 clk cpu0 R X9 00000000030295C4 +4711 clk cpu0 IT (4675) 00091f20:000010091f20_NS 9bad7e6a O EL1h_n : UMULL x10,w19,w13 +4711 clk cpu0 R X10 0000000000000000 +4712 clk cpu0 IT (4676) 00091f24:000010091f24_NS b86a692b O EL1h_n : LDR w11,[x9,x10] +4712 clk cpu0 MR4 030295c4:0000008295c4_NS 00000000 +4712 clk cpu0 R X11 0000000000000000 +4713 clk cpu0 IT (4677) 00091f28:000010091f28_NS 2a1603ea O EL1h_n : MOV w10,w22 +4713 clk cpu0 R X10 0000000000000000 +4714 clk cpu0 IT (4678) 00091f2c:000010091f2c_NS 2a1303e9 O EL1h_n : MOV w9,w19 +4714 clk cpu0 R X9 0000000000000000 +4715 clk cpu0 IT (4679) 00091f30:000010091f30_NS 7100057f O EL1h_n : CMP w11,#1 +4715 clk cpu0 R cpsr 800003c5 +4716 clk cpu0 IS (4680) 00091f34:000010091f34_NS 54000280 O EL1h_n : B.EQ 0x91f84 +4717 clk cpu0 IS (4681) 00091f38:000010091f38_NS 3500018b O EL1h_n : CBNZ w11,0x91f68 +4718 clk cpu0 IT (4682) 00091f3c:000010091f3c_NS d001be0d O EL1h_n : ADRP x13,0x3853f3c +4718 clk cpu0 R X13 0000000003853000 +4718 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00fa ALLOC 0x000010091f40_NS +4718 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 07d0 ALLOC 0x000010091f40_NS +4719 clk cpu0 IT (4683) 00091f40:000010091f40_NS 52808c0c O EL1h_n : MOV w12,#0x460 +4719 clk cpu0 R X12 0000000000000460 +4720 clk cpu0 IT (4684) 00091f44:000010091f44_NS 913841ad O EL1h_n : ADD x13,x13,#0xe10 +4720 clk cpu0 R X13 0000000003853E10 +4721 clk cpu0 IT (4685) 00091f48:000010091f48_NS 5280460b O EL1h_n : MOV w11,#0x230 +4721 clk cpu0 R X11 0000000000000230 +4722 clk cpu0 IT (4686) 00091f4c:000010091f4c_NS 9b0c3508 O EL1h_n : MADD x8,x8,x12,x13 +4722 clk cpu0 R X8 0000000003853E10 +4723 clk cpu0 IT (4687) 00091f50:000010091f50_NS 9b0b2148 O EL1h_n : MADD x8,x10,x11,x8 +4723 clk cpu0 R X8 0000000003853E10 +4724 clk cpu0 IT (4688) 00091f54:000010091f54_NS d00000aa O EL1h_n : ADRP x10,0xa7f54 +4724 clk cpu0 R X10 00000000000A7000 +4725 clk cpu0 IT (4689) 00091f58:000010091f58_NS f946154a O EL1h_n : LDR x10,[x10,#0xc28] +4725 clk cpu0 MR8 000a7c28:0000100a7c28_NS 00000000_01000000 +4725 clk cpu0 R X10 0000000001000000 +4726 clk cpu0 IT (4690) 00091f5c:000010091f5c_NS 5280230e O EL1h_n : MOV w14,#0x118 +4726 clk cpu0 R X14 0000000000000118 +4727 clk cpu0 IT (4691) 00091f60:000010091f60_NS 9b0e7d29 O EL1h_n : MUL x9,x9,x14 +4727 clk cpu0 R X9 0000000000000000 +4728 clk cpu0 IT (4692) 00091f64:000010091f64_NS f829690a O EL1h_n : STR x10,[x8,x9] +4728 clk cpu0 MW8 03853e10:000010853e10_NS 00000000_01000000 +4729 clk cpu0 IT (4693) 00091f68:000010091f68_NS 71000e7f O EL1h_n : CMP w19,#3 +4729 clk cpu0 R cpsr 800003c5 +4730 clk cpu0 IS (4694) 00091f6c:000010091f6c_NS 54000428 O EL1h_n : B.HI 0x91ff0 +4731 clk cpu0 IT (4695) 00091f70:000010091f70_NS 2a1603e0 O EL1h_n : MOV w0,w22 +4731 clk cpu0 R X0 0000000000000000 +4732 clk cpu0 IT (4696) 00091f74:000010091f74_NS 2a1303e1 O EL1h_n : MOV w1,w19 +4732 clk cpu0 R X1 0000000000000000 +4733 clk cpu0 IT (4697) 00091f78:000010091f78_NS aa1503e2 O EL1h_n : MOV x2,x21 +4733 clk cpu0 R X2 0000000003800700 +4734 clk cpu0 IT (4698) 00091f7c:000010091f7c_NS 97fffb55 O EL1h_n : BL 0x90cd0 +4734 clk cpu0 R X30 0000000000091F80 +4734 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0067 INVAL 0x000010020cc0_NS +4734 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0067 ALLOC 0x000010090cc0_NS +4734 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0332 ALLOC 0x000010090cc0_NS +4735 clk cpu0 IT (4699) 00090cd0:000010090cd0_NS f81b0ffa O EL1h_n : STR x26,[sp,#-0x50]! +4735 clk cpu0 MW8 03800680:000010800680_NS 00000000_00000000 +4735 clk cpu0 R SP_EL1 0000000003800680 +4735 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0034 ALLOC 0x000010800680_NS +4735 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0034 DIRTY 0x000010800680_NS +4735 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000010800680_NS +4735 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000010800680_NS +4736 clk cpu0 IT (4700) 00090cd4:000010090cd4_NS a90163f9 O EL1h_n : STP x25,x24,[sp,#0x10] +4736 clk cpu0 MW8 03800690:000010800690_NS 00000000_00000000 +4736 clk cpu0 MW8 03800698:000010800698_NS 00000000_00000000 +4737 clk cpu0 IT (4701) 00090cd8:000010090cd8_NS a9025bf7 O EL1h_n : STP x23,x22,[sp,#0x20] +4737 clk cpu0 MW8 038006a0:0000108006a0_NS 00000000_00000000 +4737 clk cpu0 MW8 038006a8:0000108006a8_NS 00000000_00000000 +4738 clk cpu0 IT (4702) 00090cdc:000010090cdc_NS a90353f5 O EL1h_n : STP x21,x20,[sp,#0x30] +4738 clk cpu0 MW8 038006b0:0000108006b0_NS 00000000_03800700 +4738 clk cpu0 MW8 038006b8:0000108006b8_NS 00000000_00000000 +4739 clk cpu0 IT (4703) 00090ce0:000010090ce0_NS a9047bf3 O EL1h_n : STP x19,x30,[sp,#0x40] +4739 clk cpu0 MW8 038006c0:0000108006c0_NS 00000000_00000000 +4739 clk cpu0 MW8 038006c8:0000108006c8_NS 00000000_00091f80 +4740 clk cpu0 IT (4704) 00090ce4:000010090ce4_NS aa0203f3 O EL1h_n : MOV x19,x2 +4740 clk cpu0 R X19 0000000003800700 +4741 clk cpu0 IT (4705) 00090ce8:000010090ce8_NS 2a0103f4 O EL1h_n : MOV w20,w1 +4741 clk cpu0 R X20 0000000000000000 +4742 clk cpu0 IT (4706) 00090cec:000010090cec_NS 2a0003f5 O EL1h_n : MOV w21,w0 +4742 clk cpu0 R X21 0000000000000000 +4743 clk cpu0 IT (4707) 00090cf0:000010090cf0_NS 9400595c O EL1h_n : BL 0xa7260 +4743 clk cpu0 R X30 0000000000090CF4 +4744 clk cpu0 IT (4708) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +4744 clk cpu0 R X0 0000000000000000 +4745 clk cpu0 IT (4709) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +4745 clk cpu0 R cpsr 800007c5 +4746 clk cpu0 IT (4710) 00090cf4:000010090cf4_NS f001be08 O EL1h_n : ADRP x8,0x3853cf4 +4746 clk cpu0 R cpsr 800003c5 +4746 clk cpu0 R X8 0000000003853000 +4747 clk cpu0 IT (4711) 00090cf8:000010090cf8_NS 91382108 O EL1h_n : ADD x8,x8,#0xe08 +4747 clk cpu0 R X8 0000000003853E08 +4748 clk cpu0 IT (4712) 00090cfc:000010090cfc_NS 2a1403f8 O EL1h_n : MOV w24,w20 +4748 clk cpu0 R X24 0000000000000000 +4748 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0068 ALLOC 0x000010090d00_NS +4748 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0341 ALLOC 0x000010090d00_NS +4749 clk cpu0 IT (4713) 00090d00:000010090d00_NS 8b354508 O EL1h_n : ADD x8,x8,w21,UXTW #1 +4749 clk cpu0 R X8 0000000003853E08 +4750 clk cpu0 IT (4714) 00090d04:000010090d04_NS 8b180117 O EL1h_n : ADD x23,x8,x24 +4750 clk cpu0 R X23 0000000003853E08 +4751 clk cpu0 IT (4715) 00090d08:000010090d08_NS 2a0003f6 O EL1h_n : MOV w22,w0 +4751 clk cpu0 R X22 0000000000000000 +4752 clk cpu0 IT (4716) 00090d0c:000010090d0c_NS aa1703e0 O EL1h_n : MOV x0,x23 +4752 clk cpu0 R X0 0000000003853E08 +4753 clk cpu0 IT (4717) 00090d10:000010090d10_NS 2a1503f9 O EL1h_n : MOV w25,w21 +4753 clk cpu0 R X25 0000000000000000 +4754 clk cpu0 IT (4718) 00090d14:000010090d14_NS 94001f12 O EL1h_n : BL 0x9895c +4754 clk cpu0 R X30 0000000000090D18 +4755 clk cpu0 IT (4719) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +4755 clk cpu0 R X8 0000000006216000 +4756 clk cpu0 IT (4720) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +4756 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4756 clk cpu0 R X8 0000000000000001 +4757 clk cpu0 IT (4721) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +4757 clk cpu0 R cpsr 800003c5 +4758 clk cpu0 IT (4722) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +4759 clk cpu0 IT (4723) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +4760 clk cpu0 IT (4724) 00090d18:000010090d18_NS f001be08 O EL1h_n : ADRP x8,0x3853d18 +4760 clk cpu0 R X8 0000000003853000 +4761 clk cpu0 IT (4725) 00090d1c:000010090d1c_NS 91342108 O EL1h_n : ADD x8,x8,#0xd08 +4761 clk cpu0 R X8 0000000003853D08 +4762 clk cpu0 IT (4726) 00090d20:000010090d20_NS 8b191d08 O EL1h_n : ADD x8,x8,x25,LSL #7 +4762 clk cpu0 R X8 0000000003853D08 +4763 clk cpu0 IT (4727) 00090d24:000010090d24_NS 8b18191a O EL1h_n : ADD x26,x8,x24,LSL #6 +4763 clk cpu0 R X26 0000000003853D08 +4764 clk cpu0 IT (4728) 00090d28:000010090d28_NS f9400340 O EL1h_n : LDR x0,[x26,#0] +4764 clk cpu0 MR8 03853d08:000010853d08_NS 00000000_30d5183d +4764 clk cpu0 R X0 0000000030D5183D +4765 clk cpu0 IT (4729) 00090d2c:000010090d2c_NS 9400534c O EL1h_n : BL 0xa5a5c +4765 clk cpu0 R X30 0000000000090D30 +4766 clk cpu0 IT (4730) 000a5a5c:0000100a5a5c_NS d5181000 O EL1h_n : MSR SCTLR_EL1,x0 +4766 clk cpu0 R SCTLR_EL1 00000000:30d5183d +4767 clk cpu0 IT (4731) 000a5a60:0000100a5a60_NS d5033fdf O EL1h_n : ISB +4767 clk cpu0 R PMBIDR_EL1 00000030 +4767 clk cpu0 R TRBIDR_EL1 000000000000003b +4768 clk cpu0 IT (4732) 000a5a64:0000100a5a64_NS d65f03c0 O EL1h_n : RET +4769 clk cpu0 IT (4733) 00090d30:000010090d30_NS b9400b40 O EL1h_n : LDR w0,[x26,#8] +4769 clk cpu0 MR4 03853d10:000010853d10_NS 00300000 +4769 clk cpu0 R X0 0000000000300000 +4770 clk cpu0 IT (4734) 00090d34:000010090d34_NS 9400534d O EL1h_n : BL 0xa5a68 +4770 clk cpu0 R X30 0000000000090D38 +4771 clk cpu0 IT (4735) 000a5a68:0000100a5a68_NS d2a00600 O EL1h_n : MOV x0,#0x300000 +4771 clk cpu0 R X0 0000000000300000 +4772 clk cpu0 IT (4736) 000a5a6c:0000100a5a6c_NS d5181040 O EL1h_n : MSR CPACR_EL1,x0 +4772 clk cpu0 R CPACR_EL1 00000000:00300000 +4773 clk cpu0 IT (4737) 000a5a70:0000100a5a70_NS d5033fdf O EL1h_n : ISB +4773 clk cpu0 R PMBIDR_EL1 00000030 +4773 clk cpu0 R TRBIDR_EL1 000000000000003b +4774 clk cpu0 IT (4738) 000a5a74:0000100a5a74_NS d65f03c0 O EL1h_n : RET +4775 clk cpu0 IT (4739) 00090d38:000010090d38_NS f9400b40 O EL1h_n : LDR x0,[x26,#0x10] +4775 clk cpu0 MR8 03853d18:000010853d18_NS 00000000_70250000 +4775 clk cpu0 R X0 0000000070250000 +4776 clk cpu0 IT (4740) 00090d3c:000010090d3c_NS 9400533f O EL1h_n : BL 0xa5a38 +4776 clk cpu0 R X30 0000000000090D40 +4777 clk cpu0 IT (4741) 000a5a38:0000100a5a38_NS d5182000 O EL1h_n : MSR TTBR0_EL1,x0 +4777 clk cpu0 R TTBR0_EL1 00000000:70250000 +4778 clk cpu0 IT (4742) 000a5a3c:0000100a5a3c_NS d5033fdf O EL1h_n : ISB +4778 clk cpu0 R PMBIDR_EL1 00000030 +4778 clk cpu0 R TRBIDR_EL1 000000000000003b +4779 clk cpu0 IT (4743) 000a5a40:0000100a5a40_NS d65f03c0 O EL1h_n : RET +4779 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006a ALLOC 0x000010090d40_NS +4779 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0350 ALLOC 0x000010090d40_NS +4780 clk cpu0 IT (4744) 00090d40:000010090d40_NS f9400f40 O EL1h_n : LDR x0,[x26,#0x18] +4780 clk cpu0 MR8 03853d20:000010853d20_NS 00000000_610c0000 +4780 clk cpu0 R X0 00000000610C0000 +4781 clk cpu0 IT (4745) 00090d44:000010090d44_NS 94005340 O EL1h_n : BL 0xa5a44 +4781 clk cpu0 R X30 0000000000090D48 +4782 clk cpu0 IT (4746) 000a5a44:0000100a5a44_NS d5182020 O EL1h_n : MSR TTBR1_EL1,x0 +4782 clk cpu0 R TTBR1_EL1 00000000:610c0000 +4783 clk cpu0 IT (4747) 000a5a48:0000100a5a48_NS d5033fdf O EL1h_n : ISB +4783 clk cpu0 R PMBIDR_EL1 00000030 +4783 clk cpu0 R TRBIDR_EL1 000000000000003b +4784 clk cpu0 IT (4748) 000a5a4c:0000100a5a4c_NS d65f03c0 O EL1h_n : RET +4785 clk cpu0 IT (4749) 00090d48:000010090d48_NS f9401340 O EL1h_n : LDR x0,[x26,#0x20] +4785 clk cpu0 MR8 03853d28:000010853d28_NS 00000005_45108510 +4785 clk cpu0 R X0 0000000545108510 +4786 clk cpu0 IT (4750) 00090d4c:000010090d4c_NS 94005341 O EL1h_n : BL 0xa5a50 +4786 clk cpu0 R X30 0000000000090D50 +4787 clk cpu0 IT (4751) 000a5a50:0000100a5a50_NS d5182040 O EL1h_n : MSR TCR_EL1,x0 +4787 clk cpu0 R TCR_EL1 00000005:45108510 +4788 clk cpu0 IT (4752) 000a5a54:0000100a5a54_NS d5033fdf O EL1h_n : ISB +4788 clk cpu0 R PMBIDR_EL1 00000030 +4788 clk cpu0 R TRBIDR_EL1 000000000000003b +4789 clk cpu0 IT (4753) 000a5a58:0000100a5a58_NS d65f03c0 O EL1h_n : RET +4790 clk cpu0 IT (4754) 00090d50:000010090d50_NS f9401740 O EL1h_n : LDR x0,[x26,#0x28] +4790 clk cpu0 MR8 03853d30:000010853d30_NS 000000f0_ee0400ff +4790 clk cpu0 R X0 000000F0EE0400FF +4791 clk cpu0 IT (4755) 00090d54:000010090d54_NS 94005336 O EL1h_n : BL 0xa5a2c +4791 clk cpu0 R X30 0000000000090D58 +4792 clk cpu0 IT (4756) 000a5a2c:0000100a5a2c_NS d518a200 O EL1h_n : MSR MAIR_EL1,x0 +4792 clk cpu0 R MAIR_EL1 000000f0:ee0400ff +4793 clk cpu0 IT (4757) 000a5a30:0000100a5a30_NS d5033fdf O EL1h_n : ISB +4793 clk cpu0 R PMBIDR_EL1 00000030 +4793 clk cpu0 R TRBIDR_EL1 000000000000003b +4794 clk cpu0 IT (4758) 000a5a34:0000100a5a34_NS d65f03c0 O EL1h_n : RET +4795 clk cpu0 IT (4759) 00090d58:000010090d58_NS aa1703e0 O EL1h_n : MOV x0,x23 +4795 clk cpu0 R X0 0000000003853E08 +4796 clk cpu0 IT (4760) 00090d5c:000010090d5c_NS 94002b37 O EL1h_n : BL 0x9ba38 +4796 clk cpu0 R X30 0000000000090D60 +4797 clk cpu0 IT (4761) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +4798 clk cpu0 IT (4762) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +4798 clk cpu0 R X8 0000000006216000 +4799 clk cpu0 IT (4763) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +4799 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4799 clk cpu0 R X8 0000000000000001 +4800 clk cpu0 IT (4764) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +4800 clk cpu0 R cpsr 800003c5 +4801 clk cpu0 IT (4765) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +4802 clk cpu0 IT (4766) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +4803 clk cpu0 IT (4767) 00090d60:000010090d60_NS f001be17 O EL1h_n : ADRP x23,0x3853d60 +4803 clk cpu0 R X23 0000000003853000 +4804 clk cpu0 IT (4768) 00090d64:000010090d64_NS 913842f7 O EL1h_n : ADD x23,x23,#0xe10 +4804 clk cpu0 R X23 0000000003853E10 +4805 clk cpu0 IT (4769) 00090d68:000010090d68_NS 52808c08 O EL1h_n : MOV w8,#0x460 +4805 clk cpu0 R X8 0000000000000460 +4806 clk cpu0 IT (4770) 00090d6c:000010090d6c_NS 52804609 O EL1h_n : MOV w9,#0x230 +4806 clk cpu0 R X9 0000000000000230 +4807 clk cpu0 IT (4771) 00090d70:000010090d70_NS 9b285ec8 O EL1h_n : SMADDL x8,w22,w8,x23 +4807 clk cpu0 R X8 0000000003853E10 +4808 clk cpu0 IT (4772) 00090d74:000010090d74_NS 9ba922a8 O EL1h_n : UMADDL x8,w21,w9,x8 +4808 clk cpu0 R X8 0000000003853E10 +4809 clk cpu0 IT (4773) 00090d78:000010090d78_NS 52802309 O EL1h_n : MOV w9,#0x118 +4809 clk cpu0 R X9 0000000000000118 +4810 clk cpu0 IT (4774) 00090d7c:000010090d7c_NS 9ba92281 O EL1h_n : UMADDL x1,w20,w9,x8 +4810 clk cpu0 R X1 0000000003853E10 +4810 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006c ALLOC 0x000010090d80_NS +4810 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0360 ALLOC 0x000010090d80_NS +4811 clk cpu0 IT (4775) 00090d80:000010090d80_NS b9411028 O EL1h_n : LDR w8,[x1,#0x110] +4811 clk cpu0 MR4 03853f20:000010853f20_NS 00000000 +4811 clk cpu0 R X8 0000000000000000 +4812 clk cpu0 IT (4776) 00090d84:000010090d84_NS 93407ed4 O EL1h_n : SXTW x20,w22 +4812 clk cpu0 R X20 0000000000000000 +4813 clk cpu0 IT (4777) 00090d88:000010090d88_NS 34000088 O EL1h_n : CBZ w8,0x90d98 +4814 clk cpu0 IT (4778) 00090d98:000010090d98_NS f9400028 O EL1h_n : LDR x8,[x1,#0] +4814 clk cpu0 MR8 03853e10:000010853e10_NS 00000000_01000000 +4814 clk cpu0 R X8 0000000001000000 +4815 clk cpu0 IT (4779) 00090d9c:000010090d9c_NS 52808c0a O EL1h_n : MOV w10,#0x460 +4815 clk cpu0 R X10 0000000000000460 +4816 clk cpu0 IT (4780) 00090da0:000010090da0_NS 52804609 O EL1h_n : MOV w9,#0x230 +4816 clk cpu0 R X9 0000000000000230 +4817 clk cpu0 IT (4781) 00090da4:000010090da4_NS 9b0a5e8a O EL1h_n : MADD x10,x20,x10,x23 +4817 clk cpu0 R X10 0000000003853E10 +4818 clk cpu0 IT (4782) 00090da8:000010090da8_NS 5280230b O EL1h_n : MOV w11,#0x118 +4818 clk cpu0 R X11 0000000000000118 +4819 clk cpu0 IT (4783) 00090dac:000010090dac_NS 9b092b29 O EL1h_n : MADD x9,x25,x9,x10 +4819 clk cpu0 R X9 0000000003853E10 +4820 clk cpu0 IT (4784) 00090db0:000010090db0_NS 9b0b2709 O EL1h_n : MADD x9,x24,x11,x9 +4820 clk cpu0 R X9 0000000003853E10 +4821 clk cpu0 IT (4785) 00090db4:000010090db4_NS f9000268 O EL1h_n : STR x8,[x19,#0] +4821 clk cpu0 MW8 03800700:000010800700_NS 00000000_01000000 +4822 clk cpu0 IT (4786) 00090db8:000010090db8_NS f9400528 O EL1h_n : LDR x8,[x9,#8] +4822 clk cpu0 MR8 03853e18:000010853e18_NS 00000000_800003c0 +4822 clk cpu0 R X8 00000000800003C0 +4823 clk cpu0 IT (4787) 00090dbc:000010090dbc_NS 91044029 O EL1h_n : ADD x9,x1,#0x110 +4823 clk cpu0 R X9 0000000003853F20 +4823 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006e ALLOC 0x000010090dc0_NS +4823 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0370 ALLOC 0x000010090dc0_NS +4824 clk cpu0 IT (4788) 00090dc0:000010090dc0_NS 5280002a O EL1h_n : MOV w10,#1 +4824 clk cpu0 R X10 0000000000000001 +4825 clk cpu0 IT (4789) 00090dc4:000010090dc4_NS f9000668 O EL1h_n : STR x8,[x19,#8] +4825 clk cpu0 MW8 03800708:000010800708_NS 00000000_800003c0 +4826 clk cpu0 IT (4790) 00090dc8:000010090dc8_NS b900012a O EL1h_n : STR w10,[x9,#0] +4826 clk cpu0 MW4 03853f20:000010853f20_NS 00000001 +4827 clk cpu0 IT (4791) 00090dcc:000010090dcc_NS d0030be8 O EL1h_n : ADRP x8,0x620edcc +4827 clk cpu0 R X8 000000000620E000 +4828 clk cpu0 IT (4792) 00090dd0:000010090dd0_NS 91000108 O EL1h_n : ADD x8,x8,#0 +4828 clk cpu0 R X8 000000000620E000 +4829 clk cpu0 IT (4793) 00090dd4:000010090dd4_NS 52900a89 O EL1h_n : MOV w9,#0x8054 +4829 clk cpu0 R X9 0000000000008054 +4830 clk cpu0 IT (4794) 00090dd8:000010090dd8_NS 8b140908 O EL1h_n : ADD x8,x8,x20,LSL #2 +4830 clk cpu0 R X8 000000000620E000 +4831 clk cpu0 IT (4795) 00090ddc:000010090ddc_NS b8696908 O EL1h_n : LDR w8,[x8,x9] +4831 clk cpu0 MR4 06216054:000015216054_NS 00000000 +4831 clk cpu0 R X8 0000000000000000 +4832 clk cpu0 IT (4796) 00090de0:000010090de0_NS b0017ccb O EL1h_n : ADRP x11,0x3029de0 +4832 clk cpu0 R X11 0000000003029000 +4833 clk cpu0 IT (4797) 00090de4:000010090de4_NS 52800609 O EL1h_n : MOV w9,#0x30 +4833 clk cpu0 R X9 0000000000000030 +4834 clk cpu0 IT (4798) 00090de8:000010090de8_NS 9117116b O EL1h_n : ADD x11,x11,#0x5c4 +4834 clk cpu0 R X11 00000000030295C4 +4835 clk cpu0 IT (4799) 00090dec:000010090dec_NS 5280030a O EL1h_n : MOV w10,#0x18 +4835 clk cpu0 R X10 0000000000000018 +4836 clk cpu0 IT (4800) 00090df0:000010090df0_NS 5280018c O EL1h_n : MOV w12,#0xc +4836 clk cpu0 R X12 000000000000000C +4837 clk cpu0 IT (4801) 00090df4:000010090df4_NS 9b092d08 O EL1h_n : MADD x8,x8,x9,x11 +4837 clk cpu0 R X8 00000000030295C4 +4838 clk cpu0 IT (4802) 00090df8:000010090df8_NS 9b0a2328 O EL1h_n : MADD x8,x25,x10,x8 +4838 clk cpu0 R X8 00000000030295C4 +4839 clk cpu0 IT (4803) 00090dfc:000010090dfc_NS 9b0c7f09 O EL1h_n : MUL x9,x24,x12 +4839 clk cpu0 R X9 0000000000000000 +4839 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0070 ALLOC 0x000010090e00_NS +4839 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0380 ALLOC 0x000010090e00_NS +4840 clk cpu0 IT (4804) 00090e00:000010090e00_NS b8696908 O EL1h_n : LDR w8,[x8,x9] +4840 clk cpu0 MR4 030295c4:0000008295c4_NS 00000000 +4840 clk cpu0 R X8 0000000000000000 +4841 clk cpu0 IT (4805) 00090e04:000010090e04_NS 7100051f O EL1h_n : CMP w8,#1 +4841 clk cpu0 R cpsr 800003c5 +4842 clk cpu0 IS (4806) 00090e08:000010090e08_NS 540001e0 O EL1h_n : B.EQ 0x90e44 +4843 clk cpu0 IS (4807) 00090e0c:000010090e0c_NS 35000368 O EL1h_n : CBNZ w8,0x90e78 +4844 clk cpu0 IT (4808) 00090e10:000010090e10_NS 52808c09 O EL1h_n : MOV w9,#0x460 +4844 clk cpu0 R X9 0000000000000460 +4845 clk cpu0 IT (4809) 00090e14:000010090e14_NS 52804608 O EL1h_n : MOV w8,#0x230 +4845 clk cpu0 R X8 0000000000000230 +4846 clk cpu0 IT (4810) 00090e18:000010090e18_NS 9b095e89 O EL1h_n : MADD x9,x20,x9,x23 +4846 clk cpu0 R X9 0000000003853E10 +4847 clk cpu0 IT (4811) 00090e1c:000010090e1c_NS 9b082728 O EL1h_n : MADD x8,x25,x8,x9 +4847 clk cpu0 R X8 0000000003853E10 +4848 clk cpu0 IT (4812) 00090e20:000010090e20_NS 52802309 O EL1h_n : MOV w9,#0x118 +4848 clk cpu0 R X9 0000000000000118 +4849 clk cpu0 IT (4813) 00090e24:000010090e24_NS 9b092308 O EL1h_n : MADD x8,x24,x9,x8 +4849 clk cpu0 R X8 0000000003853E10 +4850 clk cpu0 IT (4814) 00090e28:000010090e28_NS f9408500 O EL1h_n : LDR x0,[x8,#0x108] +4850 clk cpu0 MR8 03853f18:000010853f18_NS 00000000_03045910 +4850 clk cpu0 R X0 0000000003045910 +4851 clk cpu0 IT (4815) 00090e2c:000010090e2c_NS a9447bf3 O EL1h_n : LDP x19,x30,[sp,#0x40] +4851 clk cpu0 MR8 038006c0:0000108006c0_NS 00000000_00000000 +4851 clk cpu0 MR8 038006c8:0000108006c8_NS 00000000_00091f80 +4851 clk cpu0 R X19 0000000000000000 +4851 clk cpu0 R X30 0000000000091F80 +4852 clk cpu0 IT (4816) 00090e30:000010090e30_NS a94353f5 O EL1h_n : LDP x21,x20,[sp,#0x30] +4852 clk cpu0 MR8 038006b0:0000108006b0_NS 00000000_03800700 +4852 clk cpu0 MR8 038006b8:0000108006b8_NS 00000000_00000000 +4852 clk cpu0 R X20 0000000000000000 +4852 clk cpu0 R X21 0000000003800700 +4853 clk cpu0 IT (4817) 00090e34:000010090e34_NS a9425bf7 O EL1h_n : LDP x23,x22,[sp,#0x20] +4853 clk cpu0 MR8 038006a0:0000108006a0_NS 00000000_00000000 +4853 clk cpu0 MR8 038006a8:0000108006a8_NS 00000000_00000000 +4853 clk cpu0 R X22 0000000000000000 +4853 clk cpu0 R X23 0000000000000000 +4854 clk cpu0 IT (4818) 00090e38:000010090e38_NS a94163f9 O EL1h_n : LDP x25,x24,[sp,#0x10] +4854 clk cpu0 MR8 03800690:000010800690_NS 00000000_00000000 +4854 clk cpu0 MR8 03800698:000010800698_NS 00000000_00000000 +4854 clk cpu0 R X24 0000000000000000 +4854 clk cpu0 R X25 0000000000000000 +4855 clk cpu0 IT (4819) 00090e3c:000010090e3c_NS f84507fa O EL1h_n : LDR x26,[sp],#0x50 +4855 clk cpu0 MR8 03800680:000010800680_NS 00000000_00000000 +4855 clk cpu0 R SP_EL1 00000000038006D0 +4855 clk cpu0 R X26 0000000000000000 +4855 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0072 ALLOC 0x000010090e40_NS +4855 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0390 ALLOC 0x000010090e40_NS +4856 clk cpu0 IT (4820) 00090e40:000010090e40_NS 140052cb O EL1h_n : B 0xa596c +4857 clk cpu0 IT (4821) 000a596c:0000100a596c_NS d5184100 O EL1h_n : MSR SP_EL0,x0 +4857 clk cpu0 R SP_EL0 00000000:03045910 +4858 clk cpu0 IT (4822) 000a5970:0000100a5970_NS d65f03c0 O EL1h_n : RET +4858 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00fc ALLOC 0x000010091f80_NS +4858 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 07e0 ALLOC 0x000010091f80_NS +4859 clk cpu0 IT (4823) 00091f80:000010091f80_NS 14000021 O EL1h_n : B 0x92004 +4859 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0100 ALLOC 0x000010092000_NS +4859 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0806 ALLOC 0x000010092000_NS +4860 clk cpu0 IT (4824) 00092004:000010092004_NS 9001bd08 O EL1h_n : ADRP x8,0x3832004 +4860 clk cpu0 R X8 0000000003832000 +4861 clk cpu0 IT (4825) 00092008:000010092008_NS 91139108 O EL1h_n : ADD x8,x8,#0x4e4 +4861 clk cpu0 R X8 00000000038324E4 +4862 clk cpu0 IT (4826) 0009200c:00001009200c_NS b834d913 O EL1h_n : STR w19,[x8,w20,SXTW #2] +4862 clk cpu0 MW4 038324e4:0000108324e4_NS 00000000 +4863 clk cpu0 IT (4827) 00092010:000010092010_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +4863 clk cpu0 MR8 038006f0:0000108006f0_NS 00000000_00040498 +4863 clk cpu0 MR8 038006f8:0000108006f8_NS 00000000_0004053c +4863 clk cpu0 R X19 0000000000040498 +4863 clk cpu0 R X30 000000000004053C +4864 clk cpu0 IT (4828) 00092014:000010092014_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +4864 clk cpu0 MR8 038006e0:0000108006e0_NS 00000000_10440000 +4864 clk cpu0 MR8 038006e8:0000108006e8_NS 00000005_45108510 +4864 clk cpu0 R X20 0000000545108510 +4864 clk cpu0 R X21 0000000010440000 +4865 clk cpu0 IT (4829) 00092018:000010092018_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +4865 clk cpu0 MR8 038006d0:0000108006d0_NS 00000000_00003fff +4865 clk cpu0 R SP_EL1 0000000003800700 +4865 clk cpu0 R X22 0000000000003FFF +4866 clk cpu0 IT (4830) 0009201c:00001009201c_NS 14001537 O EL1h_n : B 0x974f8 +4866 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a6 INVAL 0x0000100974c0 +4866 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a6 ALLOC 0x0000100974c0_NS +4867 clk cpu0 IT (4831) 000974f8:0000100974f8_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +4867 clk cpu0 MW8 038006f0:0000108006f0_NS 00000000_00040498 +4867 clk cpu0 MW8 038006f8:0000108006f8_NS 00000000_0004053c +4867 clk cpu0 R SP_EL1 00000000038006F0 +4868 clk cpu0 IT (4832) 000974fc:0000100974fc_NS d5033f9f O EL1h_n : DSB SY +4869 clk cpu0 IT (4833) 00097500:000010097500_NS f0030bf3 O EL1h_n : ADRP x19,0x6216500 +4869 clk cpu0 R X19 0000000006216000 +4870 clk cpu0 IT (4834) 00097504:000010097504_NS 91013273 O EL1h_n : ADD x19,x19,#0x4c +4870 clk cpu0 R X19 000000000621604C +4871 clk cpu0 IT (4835) 00097508:000010097508_NS 91001260 O EL1h_n : ADD x0,x19,#4 +4871 clk cpu0 R X0 0000000006216050 +4872 clk cpu0 IT (4836) 0009750c:00001009750c_NS 94003934 O EL1h_n : BL 0xa59dc +4872 clk cpu0 R X30 0000000000097510 +4873 clk cpu0 IT (4837) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +4874 clk cpu0 IT (4838) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +4874 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 06216050:000015216050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +4874 clk cpu0 R DC CIVAC 00000000:06216050 +4874 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +4874 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +4875 clk cpu0 IT (4839) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +4876 clk cpu0 IT (4840) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +4877 clk cpu0 IT (4841) 00097510:000010097510_NS aa1303e0 O EL1h_n : MOV x0,x19 +4877 clk cpu0 R X0 000000000621604C +4878 clk cpu0 IT (4842) 00097514:000010097514_NS 94003932 O EL1h_n : BL 0xa59dc +4878 clk cpu0 R X30 0000000000097518 +4879 clk cpu0 IT (4843) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +4880 clk cpu0 IT (4844) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +4880 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621604c:00001521604c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +4880 clk cpu0 R DC CIVAC 00000000:0621604c +4881 clk cpu0 IT (4845) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +4882 clk cpu0 IT (4846) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +4883 clk cpu0 IT (4847) 00097518:000010097518_NS 91004260 O EL1h_n : ADD x0,x19,#0x10 +4883 clk cpu0 R X0 000000000621605C +4884 clk cpu0 IT (4848) 0009751c:00001009751c_NS 94003930 O EL1h_n : BL 0xa59dc +4884 clk cpu0 R X30 0000000000097520 +4885 clk cpu0 IT (4849) 000a59dc:0000100a59dc_NS d5033f9f O EL1h_n : DSB SY +4886 clk cpu0 IT (4850) 000a59e0:0000100a59e0_NS d50b7e20 O EL1h_n : DC CIVAC,x0 +4886 clk cpu0 CACHE MAINTENANCE Data cache Clean and Invalidate By MVA to PoC 0621605c:00001521605c_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +4886 clk cpu0 R DC CIVAC 00000000:0621605c +4887 clk cpu0 IT (4851) 000a59e4:0000100a59e4_NS d5033f9f O EL1h_n : DSB SY +4888 clk cpu0 IT (4852) 000a59e8:0000100a59e8_NS d65f03c0 O EL1h_n : RET +4889 clk cpu0 IT (4853) 00097520:000010097520_NS d5033f9f O EL1h_n : DSB SY +4890 clk cpu0 IT (4854) 00097524:000010097524_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +4890 clk cpu0 MR8 038006f0:0000108006f0_NS 00000000_00040498 +4890 clk cpu0 MR8 038006f8:0000108006f8_NS 00000000_0004053c +4890 clk cpu0 R SP_EL1 0000000003800700 +4890 clk cpu0 R X19 0000000000040498 +4890 clk cpu0 R X30 000000000004053C +4891 clk cpu0 IT (4855) 00097528:000010097528_NS d65f03c0 O EL1h_n : RET +4892 clk cpu0 IT (4856) 0004053c:00001004053c_NS f90013ed O EL1h_n : STR x13,[sp,#0x20] +4892 clk cpu0 MW8 03800720:000010800720_NS 00000000_03853e10 +4892 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002b INVAL 0x000010094540 +4892 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002b ALLOC 0x000010040540_NS +4892 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0150 ALLOC 0x000010040540_NS +4893 clk cpu0 IT (4857) 00040540:000010040540_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +4893 clk cpu0 MR8 03800700:000010800700_NS 00000000_01000000 +4893 clk cpu0 MR8 03800708:000010800708_NS 00000000_800003c0 +4893 clk cpu0 R X0 0000000001000000 +4893 clk cpu0 R X1 00000000800003C0 +4894 clk cpu0 IT (4858) 00040544:000010040544_NS 92401021 O EL1h_n : AND x1,x1,#0x1f +4894 clk cpu0 R X1 0000000000000000 +4895 clk cpu0 IT (4859) 00040548:000010040548_NS f100403f O EL1h_n : CMP x1,#0x10 +4895 clk cpu0 R cpsr 800003c5 +4896 clk cpu0 IT (4860) 0004054c:00001004054c_NS 54000081 O EL1h_n : B.NE 0x4055c +4897 clk cpu0 IT (4861) 0004055c:00001004055c_NS d503201f O EL1h_n : NOP +4898 clk cpu0 IT (4862) 00040560:000010040560_NS f94013ed O EL1h_n : LDR x13,[sp,#0x20] +4898 clk cpu0 MR8 03800720:000010800720_NS 00000000_03853e10 +4898 clk cpu0 R X13 0000000003853E10 +4899 clk cpu0 IT (4863) 00040564:000010040564_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +4899 clk cpu0 MR8 03800700:000010800700_NS 00000000_01000000 +4899 clk cpu0 MR8 03800708:000010800708_NS 00000000_800003c0 +4899 clk cpu0 R SP_EL1 0000000003800710 +4899 clk cpu0 R X0 0000000001000000 +4899 clk cpu0 R X1 00000000800003C0 +4900 clk cpu0 IT (4864) 00040568:000010040568_NS d5184020 O EL1h_n : MSR ELR_EL1,x0 +4900 clk cpu0 R ELR_EL1 00000000:01000000 +4901 clk cpu0 IT (4865) 0004056c:00001004056c_NS d5184001 O EL1h_n : MSR SPSR_el1,x1 +4901 clk cpu0 R SPSR_EL1 00000000:800003c0 +4902 clk cpu0 IT (4866) 00040570:000010040570_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +4902 clk cpu0 R SP_EL1 0000000003800810 +4903 clk cpu0 IT (4867) 00040574:000010040574_NS d69f03e0 O EL1h_n : ERET +4903 clk cpu0 E 00000000 EL0t 00000019 CoreEvent_ModeChange +4903 clk cpu0 R cpsr 800003c0 +4903 clk cpu0 R PMBIDR_EL1 00000020 +4903 clk cpu0 R TRBIDR_EL1 000000000000002b +4903 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +4903 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +4903 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4903 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4903 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +4903 clk cpu0 TTW ITLB LPAE 1:3 000070462000 00000000010004e3 : BLOCK ATTRIDX=0 NS=1 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000001000000 +4903 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x01000000_NS EL1_n vmid=0:0x0001000000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4903 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x01000000_NS EL1_n vmid=0:0x0001000000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 INVAL 0x000070472000_NS +4903 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 ALLOC 0x000070462000_NS +4903 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0001 ALLOC 0x000001000000_NS +4903 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0807 ALLOC 0x000070462000_NS +4903 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0000 INVAL 0x000060430000 +4903 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0000 ALLOC 0x000001000000_NS +4904 clk cpu0 IT (4868) 01000000 b25647e0 O EL0t_n : ORR x0,xzr,#0xffffc0000000000 +4904 clk cpu0 R X0 0FFFFC0000000000 +4905 clk cpu0 IT (4869) 01000004 b2566fe1 O EL0t_n : ORR x1,xzr,#0xfffffc000000003f +4905 clk cpu0 R X1 FFFFFC000000003F +4906 clk cpu0 IT (4870) 01000008 b27ffbe2 O EL0t_n : ORR x2,xzr,#0xfffffffffffffffe +4906 clk cpu0 R X2 FFFFFFFFFFFFFFFE +4907 clk cpu0 IT (4871) 0100000c b21103e3 O EL0t_n : ORR x3,xzr,#0x800000008000 +4907 clk cpu0 R X3 0000800000008000 +4908 clk cpu0 IT (4872) 01000010 b21e2fe4 O EL0t_n : ORR x4,xzr,#0x3ffc00003ffc +4908 clk cpu0 R X4 00003FFC00003FFC +4909 clk cpu0 IT (4873) 01000014 b27b3be5 O EL0t_n : ORR x5,xzr,#0xfffe0 +4909 clk cpu0 R X5 00000000000FFFE0 +4910 clk cpu0 IT (4874) 01000018 b203b7e6 O EL0t_n : ORR x6,xzr,#0xe7ffe7ffe7ffe7ff +4910 clk cpu0 R X6 E7FFE7FFE7FFE7FF +4911 clk cpu0 IT (4875) 0100001c b2675fe7 O EL0t_n : ORR x7,xzr,#0x1fffffe000000 +4911 clk cpu0 R X7 0001FFFFFE000000 +4912 clk cpu0 IT (4876) 01000020 b27b93e8 O EL0t_n : ORR x8,xzr,#0x3ffffffffe0 +4912 clk cpu0 R X8 000003FFFFFFFFE0 +4913 clk cpu0 IT (4877) 01000024 b21023e9 O EL0t_n : ORR x9,xzr,#0x1ff000001ff0000 +4913 clk cpu0 R X9 01FF000001FF0000 +4914 clk cpu0 IT (4878) 01000028 b2036fea O EL0t_n : ORR x10,xzr,#0xe1ffffffe1ffffff +4914 clk cpu0 R X10 E1FFFFFFE1FFFFFF +4915 clk cpu0 IT (4879) 0100002c b27b6feb O EL0t_n : ORR x11,xzr,#0x1ffffffe0 +4915 clk cpu0 R X11 00000001FFFFFFE0 +4916 clk cpu0 IT (4880) 01000030 b20a2bec O EL0t_n : ORR x12,xzr,#0xffc00001ffc00001 +4916 clk cpu0 R X12 FFC00001FFC00001 +4917 clk cpu0 IT (4881) 01000034 b21323ed O EL0t_n : ORR x13,xzr,#0x3fe000003fe000 +4917 clk cpu0 R X13 003FE000003FE000 +4918 clk cpu0 IT (4882) 01000038 b2083bee O EL0t_n : ORR x14,xzr,#0xff00007fff00007f +4918 clk cpu0 R X14 FF00007FFF00007F +4919 clk cpu0 IT (4883) 0100003c b24ce7ef O EL0t_n : ORR x15,xzr,#0xfff03fffffffffff +4919 clk cpu0 R X15 FFF03FFFFFFFFFFF +4919 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0003 INVAL 0x00001009c040_NS +4919 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0003 ALLOC 0x000001000040_NS +4919 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0018 ALLOC 0x000001000040_NS +4920 clk cpu0 IT (4884) 01000040 b262dbf0 O EL0t_n : ORR x16,xzr,#0xffffffffc01fffff +4920 clk cpu0 R X16 FFFFFFFFC01FFFFF +4921 clk cpu0 IT (4885) 01000044 b26083f1 O EL0t_n : ORR x17,xzr,#0xffffffff00000001 +4921 clk cpu0 R X17 FFFFFFFF00000001 +4922 clk cpu0 IT (4886) 01000048 b2184bf2 O EL0t_n : ORR x18,xzr,#0x7ffff0007ffff00 +4922 clk cpu0 R X18 07FFFF0007FFFF00 +4923 clk cpu0 IT (4887) 0100004c b205c7f3 O EL0t_n : ORR x19,xzr,#0x1818181818181818 +4923 clk cpu0 R X19 1818181818181818 +4924 clk cpu0 IT (4888) 01000050 b27fcff4 O EL0t_n : ORR x20,xzr,#0x1ffffffffffffe +4924 clk cpu0 R X20 001FFFFFFFFFFFFE +4925 clk cpu0 IT (4889) 01000054 b26c0ff5 O EL0t_n : ORR x21,xzr,#0xf00000 +4925 clk cpu0 R X21 0000000000F00000 +4926 clk cpu0 IT (4890) 01000058 b26fc3f6 O EL0t_n : ORR x22,xzr,#0xfffffffffffe0003 +4926 clk cpu0 R X22 FFFFFFFFFFFE0003 +4927 clk cpu0 IT (4891) 0100005c b24f73f7 O EL0t_n : ORR x23,xzr,#0xfffe000000003fff +4927 clk cpu0 R X23 FFFE000000003FFF +4928 clk cpu0 IT (4892) 01000060 b27613f8 O EL0t_n : ORR x24,xzr,#0x7c00 +4928 clk cpu0 R X24 0000000000007C00 +4929 clk cpu0 IT (4893) 01000064 b27e0ff9 O EL0t_n : ORR x25,xzr,#0x3c +4929 clk cpu0 R X25 000000000000003C +4930 clk cpu0 IT (4894) 01000068 b20b4bfa O EL0t_n : ORR x26,xzr,#0xffe000ffffe000ff +4930 clk cpu0 R X26 FFE000FFFFE000FF +4931 clk cpu0 IT (4895) 0100006c b20083fb O EL0t_n : ORR x27,xzr,#0x1000100010001 +4931 clk cpu0 R X27 0001000100010001 +4932 clk cpu0 IT (4896) 01000070 b208bbfc O EL0t_n : ORR x28,xzr,#0xff7fff7fff7fff7f +4932 clk cpu0 R X28 FF7FFF7FFF7FFF7F +4933 clk cpu0 IT (4897) 01000074 b200bbfd O EL0t_n : ORR x29,xzr,#0x7fff7fff7fff7fff +4933 clk cpu0 R X29 7FFF7FFF7FFF7FFF +4934 clk cpu0 IT (4898) 01000078 10000080 O EL0t_n : ADR x0,0x1000088 +4934 clk cpu0 R X0 0000000001000088 +4935 clk cpu0 IT (4899) 0100007c f9400000 O EL0t_n : LDR x0,[x0,#0] +4935 clk cpu0 MR8 01000088:000001000088_NS 00000000_00300000 +4935 clk cpu0 R X0 0000000000300000 +4935 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x01000000_NS EL1_n vmid=0:0x0001000000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4935 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 INVAL 0x000070460080_NS +4935 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000001000080_NS +4935 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0025 ALLOC 0x000001000080_NS +4935 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0004 INVAL 0x00001009c080_NS +4935 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0004 ALLOC 0x000001000080_NS +4936 clk cpu0 IT (4900) 01000080 14000004 O EL0t_n : B 0x1000090 +4937 clk cpu0 IT (4901) 01000090 97c275f9 O EL0t_n : BL 0x9d874 +4937 clk cpu0 R X30 0000000001000094 +4937 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x00001009d840_NS +4937 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1610 ALLOC 0x00001009d840_NS +4938 clk cpu0 IT (4902) 0009d874:00001009d874_NS f81e0ff4 O EL0t_n : STR x20,[sp,#-0x20]! +4938 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +4938 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +4938 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +4938 clk cpu0 TTW DTLB LPAE 1:3 000070472088 0000000000844463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000844000 +4938 clk cpu0 MW8 030458f0:0000008458f0_NS 001fffff_fffffffe +4938 clk cpu0 R SP_EL0 00000000030458F0 +4938 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03044000_NS EL1_n vmid=0:0x0000844000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4938 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03044000_NS EL1_n vmid=0:0x0000844000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +4938 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +4938 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +4938 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c7 ALLOC 0x0000008458c0_NS +4938 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c7 DIRTY 0x0000008458c0_NS +4938 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000008458c0_NS +4938 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000008458c0_NS +4939 clk cpu0 IT (4903) 0009d878:00001009d878_NS a9017bf3 O EL0t_n : STP x19,x30,[sp,#0x10] +4939 clk cpu0 MW8 03045900:000000845900_NS 18181818_18181818 +4939 clk cpu0 MW8 03045908:000000845908_NS 00000000_01000094 +4939 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c8 ALLOC 0x000000845900_NS +4939 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c8 DIRTY 0x000000845900_NS +4939 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845900_NS +4939 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845900_NS +4940 clk cpu0 IT (4904) 0009d87c:00001009d87c_NS aa0003f4 O EL0t_n : MOV x20,x0 +4940 clk cpu0 R X20 0000000000300000 +4940 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c4 ALLOC 0x00001009d880_NS +4940 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1620 ALLOC 0x00001009d880_NS +4941 clk cpu0 IT (4905) 0009d880:00001009d880_NS 94002678 O EL0t_n : BL 0xa7260 +4941 clk cpu0 R X30 000000000009D884 +4942 clk cpu0 IT (4906) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +4942 clk cpu0 R X0 0000000000000000 +4943 clk cpu0 IT (4907) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +4943 clk cpu0 R cpsr 800007c0 +4944 clk cpu0 IT (4908) 0009d884:00001009d884_NS b0030bc8 O EL0t_n : ADRP x8,0x6216884 +4944 clk cpu0 R cpsr 800003c0 +4944 clk cpu0 R X8 0000000006216000 +4945 clk cpu0 IT (4909) 0009d888:00001009d888_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +4945 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +4945 clk cpu0 R X8 0000000000000003 +4945 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +4945 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1830 ALLOC 0x0000152160c0_NS +4946 clk cpu0 IT (4910) 0009d88c:00001009d88c_NS 2a0003f3 O EL0t_n : MOV w19,w0 +4946 clk cpu0 R X19 0000000000000000 +4947 clk cpu0 IS (4911) 0009d890:00001009d890_NS 340000e8 O EL0t_n : CBZ w8,0x9d8ac +4948 clk cpu0 IT (4912) 0009d894:00001009d894_NS f0fffd61 O EL0t_n : ADRP x1,0x4c894 +4948 clk cpu0 R X1 000000000004C000 +4949 clk cpu0 IT (4913) 0009d898:00001009d898_NS 913a6c21 O EL0t_n : ADD x1,x1,#0xe9b +4949 clk cpu0 R X1 000000000004CE9B +4950 clk cpu0 IT (4914) 0009d89c:00001009d89c_NS 52800020 O EL0t_n : MOV w0,#1 +4950 clk cpu0 R X0 0000000000000001 +4951 clk cpu0 IT (4915) 0009d8a0:00001009d8a0_NS 2a1303e2 O EL0t_n : MOV w2,w19 +4951 clk cpu0 R X2 0000000000000000 +4952 clk cpu0 IT (4916) 0009d8a4:00001009d8a4_NS aa1403e3 O EL0t_n : MOV x3,x20 +4952 clk cpu0 R X3 0000000000300000 +4953 clk cpu0 IT (4917) 0009d8a8:00001009d8a8_NS 97fffb09 O EL0t_n : BL 0x9c4cc +4953 clk cpu0 R X30 000000000009D8AC +4953 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0027 INVAL 0x0000100184c0 +4953 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0027 ALLOC 0x00001009c4c0_NS +4954 clk cpu0 IT (4918) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +4954 clk cpu0 R SP_EL0 0000000003045860 +4955 clk cpu0 IT (4919) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +4955 clk cpu0 R X8 0000000006216000 +4956 clk cpu0 IT (4920) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +4956 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +4956 clk cpu0 R X8 0000000000000003 +4957 clk cpu0 IT (4921) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +4957 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_00f00000 +4957 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_00300000 +4958 clk cpu0 IT (4922) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +4958 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +4958 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_0009d8ac +4959 clk cpu0 IT (4923) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +4959 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +4959 clk cpu0 MW8 03045868:000000845868_NS 00000000_00300000 +4959 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c2 ALLOC 0x000000845840_NS +4959 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c2 DIRTY 0x000000845840_NS +4959 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845840_NS +4959 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845840_NS +4960 clk cpu0 IT (4924) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +4960 clk cpu0 R cpsr 200003c0 +4961 clk cpu0 IT (4925) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +4961 clk cpu0 MW8 03045870:000000845870_NS 00003ffc_00003ffc +4961 clk cpu0 MW8 03045878:000000845878_NS 00000000_000fffe0 +4962 clk cpu0 IT (4926) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +4962 clk cpu0 MW8 03045880:000000845880_NS e7ffe7ff_e7ffe7ff +4962 clk cpu0 MW8 03045888:000000845888_NS 0001ffff_fe000000 +4962 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c4 ALLOC 0x000000845880_NS +4962 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c4 DIRTY 0x000000845880_NS +4962 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845880_NS +4962 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845880_NS +4963 clk cpu0 IT (4927) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +4963 clk cpu0 MW8 030458c0:0000008458c0_NS 00000000_00000000 +4963 clk cpu0 MW8 030458c8:0000008458c8_NS 00000000_00000000 +4964 clk cpu0 IT (4928) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +4964 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_00000000 +4964 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_00000000 +4965 clk cpu0 IS (4929) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +4966 clk cpu0 IT (4930) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +4966 clk cpu0 R X20 0000000003008000 +4966 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0028 INVAL 0x000010098500_NS +4966 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0028 ALLOC 0x00001009c500_NS +4967 clk cpu0 IT (4931) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +4967 clk cpu0 R X20 0000000003008528 +4968 clk cpu0 IT (4932) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +4968 clk cpu0 R X0 0000000003008528 +4969 clk cpu0 IT (4933) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +4969 clk cpu0 R X19 000000000004CE9B +4970 clk cpu0 IT (4934) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +4970 clk cpu0 R X30 000000000009C510 +4971 clk cpu0 IT (4935) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +4971 clk cpu0 R X8 0000000006216000 +4972 clk cpu0 IT (4936) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +4972 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +4972 clk cpu0 R X8 0000000000000001 +4972 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000015216040_NS +4972 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +4973 clk cpu0 IT (4937) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +4973 clk cpu0 R cpsr 800003c0 +4974 clk cpu0 IT (4938) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +4975 clk cpu0 IT (4939) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +4976 clk cpu0 IT (4940) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +4976 clk cpu0 R X9 0000000003045860 +4977 clk cpu0 IT (4941) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +4977 clk cpu0 R X8 00000000FFFFFFD0 +4978 clk cpu0 IT (4942) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +4978 clk cpu0 R X10 00000000030458F0 +4979 clk cpu0 IT (4943) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +4979 clk cpu0 R X9 0000000003045890 +4980 clk cpu0 IT (4944) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +4980 clk cpu0 R X0 0000000000000000 +4981 clk cpu0 IT (4945) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +4981 clk cpu0 R X1 0000000000000000 +4982 clk cpu0 IT (4946) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +4982 clk cpu0 R X2 0000000000000000 +4983 clk cpu0 IT (4947) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +4983 clk cpu0 MW8 030458c8:0000008458c8_NS 00000000_ffffffd0 +4984 clk cpu0 IT (4948) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +4984 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_030458f0 +4984 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_03045890 +4985 clk cpu0 IT (4949) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +4986 clk cpu0 IT (4950) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +4986 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_03045890 +4986 clk cpu0 MR8 030458c0:0000008458c0_NS 00000000_00000000 +4986 clk cpu0 R X8 0000000000000000 +4986 clk cpu0 R X10 0000000003045890 +4987 clk cpu0 IT (4951) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +4987 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_030458f0 +4987 clk cpu0 R X9 00000000030458F0 +4988 clk cpu0 IT (4952) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +4988 clk cpu0 MR8 030458c8:0000008458c8_NS 00000000_ffffffd0 +4988 clk cpu0 R X11 00000000FFFFFFD0 +4989 clk cpu0 IT (4953) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +4989 clk cpu0 R X21 0000000000000000 +4990 clk cpu0 IT (4954) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +4990 clk cpu0 R X1 0000000003045890 +4991 clk cpu0 IT (4955) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +4991 clk cpu0 R X0 000000000004CE9B +4992 clk cpu0 IT (4956) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +4992 clk cpu0 MW8 03045898:000000845898_NS 00000000_03045890 +4992 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000000 +4993 clk cpu0 IT (4957) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +4993 clk cpu0 MW8 03045890:000000845890_NS 00000000_030458f0 +4994 clk cpu0 IT (4958) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +4994 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_ffffffd0 +4995 clk cpu0 IT (4959) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +4995 clk cpu0 R X30 000000000009C560 +4996 clk cpu0 IT (4960) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +4996 clk cpu0 R SP_EL0 00000000030457C0 +4997 clk cpu0 IT (4961) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +4997 clk cpu0 MW8 03045850:000000845850_NS 00000000_0004ce9b +4997 clk cpu0 MW8 03045858:000000845858_NS 00000000_0009c560 +4998 clk cpu0 IT (4962) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +4998 clk cpu0 R X19 0000000003045890 +4999 clk cpu0 IT (4963) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +4999 clk cpu0 R X1 000000000004C000 +5000 clk cpu0 IT (4964) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +5000 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +5000 clk cpu0 MW8 03045848:000000845848_NS 00000000_03008528 +5001 clk cpu0 IT (4965) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +5001 clk cpu0 R X20 000000000004CE9B +5002 clk cpu0 IT (4966) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +5002 clk cpu0 R X1 000000000004C00B +5003 clk cpu0 IT (4967) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +5003 clk cpu0 R X0 00000000030457C4 +5004 clk cpu0 IT (4968) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +5004 clk cpu0 R X2 000000000000003B +5005 clk cpu0 IT (4969) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +5005 clk cpu0 MW8 03045800:000000845800_NS ff7fff7f_ff7fff7f +5005 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c0 ALLOC 0x000000845800_NS +5005 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c0 DIRTY 0x000000845800_NS +5005 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845800_NS +5005 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845800_NS +5006 clk cpu0 IT (4970) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +5006 clk cpu0 MW8 03045810:000000845810_NS 00010001_00010001 +5006 clk cpu0 MW8 03045818:000000845818_NS ffe000ff_ffe000ff +5007 clk cpu0 IT (4971) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +5007 clk cpu0 MW8 03045820:000000845820_NS 00000000_0000003c +5007 clk cpu0 MW8 03045828:000000845828_NS 00000000_00007c00 +5008 clk cpu0 IT (4972) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +5008 clk cpu0 MW8 03045830:000000845830_NS fffe0000_00003fff +5008 clk cpu0 MW8 03045838:000000845838_NS ffffffff_fffe0003 +5009 clk cpu0 IT (4973) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +5009 clk cpu0 R X30 0000000000092B80 +5010 clk cpu0 IT (4974) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +5010 clk cpu0 MW8 030457b0:0000008457b0_NS 00000000_03045890 +5010 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_00092b80 +5010 clk cpu0 R SP_EL0 00000000030457B0 +5010 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00bc ALLOC 0x000000845780_NS +5010 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00bc DIRTY 0x000000845780_NS +5010 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845780_NS +5010 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845780_NS +5011 clk cpu0 IT (4975) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +5011 clk cpu0 R X19 00000000030457C4 +5012 clk cpu0 IT (4976) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +5012 clk cpu0 R X30 00000000000104DC +5013 clk cpu0 IT (4977) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +5013 clk cpu0 R cpsr 200003c0 +5014 clk cpu0 IS (4978) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +5015 clk cpu0 IT (4979) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +5015 clk cpu0 R cpsr 400003c0 +5016 clk cpu0 IT (4980) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +5017 clk cpu0 IT (4981) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +5017 clk cpu0 R cpsr 000003c0 +5017 clk cpu0 R X10 0000000000000003 +5018 clk cpu0 IS (4982) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +5019 clk cpu0 IT (4983) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +5019 clk cpu0 R X9 0000000000000020 +5020 clk cpu0 IT (4984) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +5020 clk cpu0 R X8 000000000004C008 +5021 clk cpu0 IT (4985) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +5021 clk cpu0 R cpsr 200003c0 +5022 clk cpu0 IT (4986) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +5022 clk cpu0 R X9 0000000000000008 +5023 clk cpu0 IS (4987) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +5024 clk cpu0 IT (4988) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +5024 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +5024 clk cpu0 R X12 000000000A00000A +5024 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +5024 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +5025 clk cpu0 IT (4989) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +5025 clk cpu0 R X10 0000000000000018 +5026 clk cpu0 IT (4990) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +5026 clk cpu0 R X11 000000000000003B +5027 clk cpu0 IT (4991) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5027 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +5027 clk cpu0 R X8 000000000004C00C +5027 clk cpu0 R X13 000000006F727245 +5028 clk cpu0 IT (4992) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5028 clk cpu0 R X12 000000000000000A +5029 clk cpu0 IT (4993) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5029 clk cpu0 R X11 0000000000000037 +5030 clk cpu0 IT (4994) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5030 clk cpu0 R cpsr 200003c0 +5031 clk cpu0 IT (4995) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5031 clk cpu0 R X14 0000000072724500 +5032 clk cpu0 IT (4996) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5032 clk cpu0 R X12 000000007272450A +5033 clk cpu0 IT (4997) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5033 clk cpu0 MW4 030457c4:0000008457c4_NS 7272450a +5033 clk cpu0 R X0 00000000030457C8 +5033 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00be ALLOC 0x0000008457c0_NS +5033 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00be DIRTY 0x0000008457c0_NS +5033 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000008457c0_NS +5033 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000008457c0_NS +5034 clk cpu0 IT (4998) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5034 clk cpu0 R X12 000000006F727245 +5035 clk cpu0 IT (4999) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5036 clk cpu0 IT (5000) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5036 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +5036 clk cpu0 R X8 000000000004C010 +5036 clk cpu0 R X13 0000000049203A72 +5037 clk cpu0 IT (5001) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5037 clk cpu0 R X12 000000000000006F +5038 clk cpu0 IT (5002) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5038 clk cpu0 R X11 0000000000000033 +5039 clk cpu0 IT (5003) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5039 clk cpu0 R cpsr 200003c0 +5040 clk cpu0 IT (5004) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5040 clk cpu0 R X14 00000000203A7200 +5041 clk cpu0 IT (5005) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5041 clk cpu0 R X12 00000000203A726F +5042 clk cpu0 IT (5006) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5042 clk cpu0 MW4 030457c8:0000008457c8_NS 203a726f +5042 clk cpu0 R X0 00000000030457CC +5043 clk cpu0 IT (5007) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5043 clk cpu0 R X12 0000000049203A72 +5044 clk cpu0 IT (5008) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5045 clk cpu0 IT (5009) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5045 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +5045 clk cpu0 R X8 000000000004C014 +5045 clk cpu0 R X13 0000000067656C6C +5046 clk cpu0 IT (5010) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5046 clk cpu0 R X12 0000000000000049 +5047 clk cpu0 IT (5011) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5047 clk cpu0 R X11 000000000000002F +5048 clk cpu0 IT (5012) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5048 clk cpu0 R cpsr 200003c0 +5049 clk cpu0 IT (5013) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5049 clk cpu0 R X14 00000000656C6C00 +5050 clk cpu0 IT (5014) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5050 clk cpu0 R X12 00000000656C6C49 +5051 clk cpu0 IT (5015) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5051 clk cpu0 MW4 030457cc:0000008457cc_NS 656c6c49 +5051 clk cpu0 R X0 00000000030457D0 +5052 clk cpu0 IT (5016) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5052 clk cpu0 R X12 0000000067656C6C +5053 clk cpu0 IT (5017) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5054 clk cpu0 IT (5018) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5054 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +5054 clk cpu0 R X8 000000000004C018 +5054 clk cpu0 R X13 0000000066206C61 +5055 clk cpu0 IT (5019) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5055 clk cpu0 R X12 0000000000000067 +5056 clk cpu0 IT (5020) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5056 clk cpu0 R X11 000000000000002B +5057 clk cpu0 IT (5021) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5057 clk cpu0 R cpsr 200003c0 +5058 clk cpu0 IT (5022) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5058 clk cpu0 R X14 00000000206C6100 +5059 clk cpu0 IT (5023) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5059 clk cpu0 R X12 00000000206C6167 +5060 clk cpu0 IT (5024) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5060 clk cpu0 MW4 030457d0:0000008457d0_NS 206c6167 +5060 clk cpu0 R X0 00000000030457D4 +5061 clk cpu0 IT (5025) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5061 clk cpu0 R X12 0000000066206C61 +5062 clk cpu0 IT (5026) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5063 clk cpu0 IT (5027) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5063 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +5063 clk cpu0 R X8 000000000004C01C +5063 clk cpu0 R X13 00000000616D726F +5064 clk cpu0 IT (5028) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5064 clk cpu0 R X12 0000000000000066 +5065 clk cpu0 IT (5029) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5065 clk cpu0 R X11 0000000000000027 +5066 clk cpu0 IT (5030) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5066 clk cpu0 R cpsr 200003c0 +5067 clk cpu0 IT (5031) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5067 clk cpu0 R X14 000000006D726F00 +5068 clk cpu0 IT (5032) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5068 clk cpu0 R X12 000000006D726F66 +5069 clk cpu0 IT (5033) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5069 clk cpu0 MW4 030457d4:0000008457d4_NS 6d726f66 +5069 clk cpu0 R X0 00000000030457D8 +5070 clk cpu0 IT (5034) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5070 clk cpu0 R X12 00000000616D726F +5071 clk cpu0 IT (5035) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5072 clk cpu0 IT (5036) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5072 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +5072 clk cpu0 R X8 000000000004C020 +5072 clk cpu0 R X13 0000000070732074 +5073 clk cpu0 IT (5037) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5073 clk cpu0 R X12 0000000000000061 +5074 clk cpu0 IT (5038) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5074 clk cpu0 R X11 0000000000000023 +5075 clk cpu0 IT (5039) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5075 clk cpu0 R cpsr 200003c0 +5076 clk cpu0 IT (5040) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5076 clk cpu0 R X14 0000000073207400 +5077 clk cpu0 IT (5041) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5077 clk cpu0 R X12 0000000073207461 +5078 clk cpu0 IT (5042) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5078 clk cpu0 MW4 030457d8:0000008457d8_NS 73207461 +5078 clk cpu0 R X0 00000000030457DC +5079 clk cpu0 IT (5043) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5079 clk cpu0 R X12 0000000070732074 +5080 clk cpu0 IT (5044) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5081 clk cpu0 IT (5045) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5081 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +5081 clk cpu0 R X8 000000000004C024 +5081 clk cpu0 R X13 0000000066696365 +5082 clk cpu0 IT (5046) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5082 clk cpu0 R X12 0000000000000070 +5083 clk cpu0 IT (5047) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5083 clk cpu0 R X11 000000000000001F +5084 clk cpu0 IT (5048) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5084 clk cpu0 R cpsr 200003c0 +5085 clk cpu0 IT (5049) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5085 clk cpu0 R X14 0000000069636500 +5086 clk cpu0 IT (5050) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5086 clk cpu0 R X12 0000000069636570 +5087 clk cpu0 IT (5051) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5087 clk cpu0 MW4 030457dc:0000008457dc_NS 69636570 +5087 clk cpu0 R X0 00000000030457E0 +5088 clk cpu0 IT (5052) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5088 clk cpu0 R X12 0000000066696365 +5089 clk cpu0 IT (5053) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5090 clk cpu0 IT (5054) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5090 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +5090 clk cpu0 R X8 000000000004C028 +5090 clk cpu0 R X13 0000000020726569 +5091 clk cpu0 IT (5055) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5091 clk cpu0 R X12 0000000000000066 +5092 clk cpu0 IT (5056) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5092 clk cpu0 R X11 000000000000001B +5093 clk cpu0 IT (5057) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5093 clk cpu0 R cpsr 200003c0 +5094 clk cpu0 IT (5058) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5094 clk cpu0 R X14 0000000072656900 +5095 clk cpu0 IT (5059) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5095 clk cpu0 R X12 0000000072656966 +5096 clk cpu0 IT (5060) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5096 clk cpu0 MW4 030457e0:0000008457e0_NS 72656966 +5096 clk cpu0 R X0 00000000030457E4 +5097 clk cpu0 IT (5061) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5097 clk cpu0 R X12 0000000020726569 +5098 clk cpu0 IT (5062) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5099 clk cpu0 IT (5063) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5099 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +5099 clk cpu0 R X8 000000000004C02C +5099 clk cpu0 R X13 0000000064657375 +5100 clk cpu0 IT (5064) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5100 clk cpu0 R X12 0000000000000020 +5101 clk cpu0 IT (5065) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5101 clk cpu0 R X11 0000000000000017 +5102 clk cpu0 IT (5066) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5102 clk cpu0 R cpsr 200003c0 +5103 clk cpu0 IT (5067) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5103 clk cpu0 R X14 0000000065737500 +5104 clk cpu0 IT (5068) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5104 clk cpu0 R X12 0000000065737520 +5105 clk cpu0 IT (5069) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5105 clk cpu0 MW4 030457e4:0000008457e4_NS 65737520 +5105 clk cpu0 R X0 00000000030457E8 +5106 clk cpu0 IT (5070) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5106 clk cpu0 R X12 0000000064657375 +5107 clk cpu0 IT (5071) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5108 clk cpu0 IT (5072) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5108 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +5108 clk cpu0 R X8 000000000004C030 +5108 clk cpu0 R X13 000000005F27203A +5109 clk cpu0 IT (5073) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5109 clk cpu0 R X12 0000000000000064 +5110 clk cpu0 IT (5074) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5110 clk cpu0 R X11 0000000000000013 +5111 clk cpu0 IT (5075) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5111 clk cpu0 R cpsr 200003c0 +5112 clk cpu0 IT (5076) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5112 clk cpu0 R X14 0000000027203A00 +5113 clk cpu0 IT (5077) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5113 clk cpu0 R X12 0000000027203A64 +5114 clk cpu0 IT (5078) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5114 clk cpu0 MW4 030457e8:0000008457e8_NS 27203a64 +5114 clk cpu0 R X0 00000000030457EC +5115 clk cpu0 IT (5079) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5115 clk cpu0 R X12 000000005F27203A +5116 clk cpu0 IT (5080) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5117 clk cpu0 IT (5081) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5117 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +5117 clk cpu0 R X8 000000000004C034 +5117 clk cpu0 R X13 0000000045202E27 +5118 clk cpu0 IT (5082) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5118 clk cpu0 R X12 000000000000005F +5119 clk cpu0 IT (5083) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5119 clk cpu0 R X11 000000000000000F +5120 clk cpu0 IT (5084) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5120 clk cpu0 R cpsr 200003c0 +5121 clk cpu0 IT (5085) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5121 clk cpu0 R X14 00000000202E2700 +5122 clk cpu0 IT (5086) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5122 clk cpu0 R X12 00000000202E275F +5123 clk cpu0 IT (5087) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5123 clk cpu0 MW4 030457ec:0000008457ec_NS 202e275f +5123 clk cpu0 R X0 00000000030457F0 +5124 clk cpu0 IT (5088) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5124 clk cpu0 R X12 0000000045202E27 +5125 clk cpu0 IT (5089) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5126 clk cpu0 IT (5090) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5126 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +5126 clk cpu0 R X8 000000000004C038 +5126 clk cpu0 R X13 000000006E69646E +5127 clk cpu0 IT (5091) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5127 clk cpu0 R X12 0000000000000045 +5128 clk cpu0 IT (5092) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5128 clk cpu0 R X11 000000000000000B +5129 clk cpu0 IT (5093) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5129 clk cpu0 R cpsr 200003c0 +5130 clk cpu0 IT (5094) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5130 clk cpu0 R X14 0000000069646E00 +5131 clk cpu0 IT (5095) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5131 clk cpu0 R X12 0000000069646E45 +5132 clk cpu0 IT (5096) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5132 clk cpu0 MW4 030457f0:0000008457f0_NS 69646e45 +5132 clk cpu0 R X0 00000000030457F4 +5133 clk cpu0 IT (5097) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5133 clk cpu0 R X12 000000006E69646E +5134 clk cpu0 IT (5098) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5135 clk cpu0 IT (5099) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5135 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +5135 clk cpu0 R X8 000000000004C03C +5135 clk cpu0 R X13 0000000065542067 +5136 clk cpu0 IT (5100) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5136 clk cpu0 R X12 000000000000006E +5137 clk cpu0 IT (5101) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5137 clk cpu0 R X11 0000000000000007 +5138 clk cpu0 IT (5102) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5138 clk cpu0 R cpsr 200003c0 +5139 clk cpu0 IT (5103) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5139 clk cpu0 R X14 0000000054206700 +5140 clk cpu0 IT (5104) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5140 clk cpu0 R X12 000000005420676E +5141 clk cpu0 IT (5105) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5141 clk cpu0 MW4 030457f4:0000008457f4_NS 5420676e +5141 clk cpu0 R X0 00000000030457F8 +5142 clk cpu0 IT (5106) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5142 clk cpu0 R X12 0000000065542067 +5143 clk cpu0 IT (5107) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5144 clk cpu0 IT (5108) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +5144 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +5144 clk cpu0 R X8 000000000004C040 +5144 clk cpu0 R X13 000000000A2E7473 +5144 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 INVAL 0x0000702e0040_NS +5144 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0003 ALLOC 0x00001004c040_NS +5145 clk cpu0 IT (5109) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +5145 clk cpu0 R X12 0000000000000065 +5146 clk cpu0 IT (5110) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +5146 clk cpu0 R X11 0000000000000003 +5147 clk cpu0 IT (5111) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +5147 clk cpu0 R cpsr 600003c0 +5148 clk cpu0 IT (5112) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +5148 clk cpu0 R X14 000000002E747300 +5149 clk cpu0 IT (5113) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +5149 clk cpu0 R X12 000000002E747365 +5150 clk cpu0 IT (5114) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +5150 clk cpu0 MW4 030457f8:0000008457f8_NS 2e747365 +5150 clk cpu0 R X0 00000000030457FC +5151 clk cpu0 IT (5115) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +5151 clk cpu0 R X12 000000000A2E7473 +5152 clk cpu0 IS (5116) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +5153 clk cpu0 IT (5117) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +5153 clk cpu0 R X2 0000000000000003 +5154 clk cpu0 IT (5118) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +5154 clk cpu0 R X9 0000000000000001 +5155 clk cpu0 IT (5119) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +5155 clk cpu0 R X8 000000000004C03F +5156 clk cpu0 IT (5120) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +5156 clk cpu0 R X1 000000000004C043 +5157 clk cpu0 IT (5121) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +5157 clk cpu0 R cpsr 200003c0 +5158 clk cpu0 IS (5122) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +5159 clk cpu0 IT (5123) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +5159 clk cpu0 MR1 0004c043:00001004c043_NS 0a +5159 clk cpu0 R X8 000000000000000A +5160 clk cpu0 IT (5124) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +5160 clk cpu0 MW1 030457fc:0000008457fc_NS 0a +5161 clk cpu0 IS (5125) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +5162 clk cpu0 IT (5126) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +5162 clk cpu0 MR1 0004c044:00001004c044_NS 00 +5162 clk cpu0 R X8 0000000000000000 +5163 clk cpu0 IT (5127) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +5163 clk cpu0 R cpsr 600003c0 +5164 clk cpu0 IT (5128) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +5164 clk cpu0 MW1 030457fd:0000008457fd_NS 00 +5165 clk cpu0 IS (5129) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +5166 clk cpu0 IT (5130) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +5166 clk cpu0 MR1 0004c045:00001004c045_NS 00 +5166 clk cpu0 R X8 0000000000000000 +5167 clk cpu0 IT (5131) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +5167 clk cpu0 MW1 030457fe:0000008457fe_NS 00 +5168 clk cpu0 IT (5132) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +5169 clk cpu0 IT (5133) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +5169 clk cpu0 R X0 00000000030457C4 +5170 clk cpu0 IT (5134) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +5170 clk cpu0 MR8 030457b0:0000008457b0_NS 00000000_03045890 +5170 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_00092b80 +5170 clk cpu0 R SP_EL0 00000000030457C0 +5170 clk cpu0 R X19 0000000003045890 +5170 clk cpu0 R X30 0000000000092B80 +5171 clk cpu0 IT (5135) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +5172 clk cpu0 IT (5136) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +5172 clk cpu0 R X22 000000000004C000 +5173 clk cpu0 IT (5137) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +5173 clk cpu0 R X23 000000000004C000 +5174 clk cpu0 IT (5138) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +5174 clk cpu0 R X26 0000000000000000 +5175 clk cpu0 IT (5139) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +5175 clk cpu0 R X21 0000000003029000 +5176 clk cpu0 IT (5140) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +5176 clk cpu0 R X22 000000000004C108 +5177 clk cpu0 IT (5141) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +5177 clk cpu0 R X23 000000000004C129 +5178 clk cpu0 IT (5142) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +5178 clk cpu0 R X24 0000000003041000 +5179 clk cpu0 IT (5143) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +5179 clk cpu0 R X25 0000000006216000 +5180 clk cpu0 IT (5144) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +5181 clk cpu0 IT (5145) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5181 clk cpu0 MR1 0004ce9b:00001004ce9b_NS 3e +5181 clk cpu0 R X8 000000000000003E +5181 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0074 ALLOC 0x00001004ce80_NS +5181 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13a0 ALLOC 0x00001004ce80_NS +5182 clk cpu0 IT (5146) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5182 clk cpu0 R cpsr 200003c0 +5183 clk cpu0 IS (5147) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5184 clk cpu0 IS (5148) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5185 clk cpu0 IT (5149) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5185 clk cpu0 R cpsr 000003c0 +5186 clk cpu0 IT (5150) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5187 clk cpu0 IT (5151) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5187 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5187 clk cpu0 R X9 0000000013000000 +5188 clk cpu0 IT (5152) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5188 clk cpu0 R X27 000000000004CE9B +5189 clk cpu0 IT (5153) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5189 clk cpu0 R X20 000000000004CE9C +5190 clk cpu0 IT (5154) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5190 clk cpu0 MW1 13000000:000013000000_NS 3e +5191 clk cpu0 IT (5155) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5191 clk cpu0 MR1 0004ce9c:00001004ce9c_NS 3e +5191 clk cpu0 R X8 000000000000003E +5192 clk cpu0 IT (5156) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5192 clk cpu0 R cpsr 200003c0 +5193 clk cpu0 IS (5157) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5194 clk cpu0 IS (5158) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5195 clk cpu0 IT (5159) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5195 clk cpu0 R cpsr 000003c0 +5196 clk cpu0 IT (5160) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5197 clk cpu0 IT (5161) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5197 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5197 clk cpu0 R X9 0000000013000000 +5198 clk cpu0 IT (5162) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5198 clk cpu0 R X27 000000000004CE9C +5199 clk cpu0 IT (5163) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5199 clk cpu0 R X20 000000000004CE9D +5200 clk cpu0 IT (5164) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5200 clk cpu0 MW1 13000000:000013000000_NS 3e +5201 clk cpu0 IT (5165) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5201 clk cpu0 MR1 0004ce9d:00001004ce9d_NS 43 +5201 clk cpu0 R X8 0000000000000043 +5202 clk cpu0 IT (5166) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5202 clk cpu0 R cpsr 200003c0 +5203 clk cpu0 IS (5167) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5204 clk cpu0 IS (5168) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5205 clk cpu0 IT (5169) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5205 clk cpu0 R cpsr 000003c0 +5206 clk cpu0 IT (5170) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5207 clk cpu0 IT (5171) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5207 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5207 clk cpu0 R X9 0000000013000000 +5208 clk cpu0 IT (5172) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5208 clk cpu0 R X27 000000000004CE9D +5209 clk cpu0 IT (5173) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5209 clk cpu0 R X20 000000000004CE9E +5210 clk cpu0 IT (5174) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5210 clk cpu0 MW1 13000000:000013000000_NS 43 +5211 clk cpu0 IT (5175) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5211 clk cpu0 MR1 0004ce9e:00001004ce9e_NS 50 +5211 clk cpu0 R X8 0000000000000050 +5212 clk cpu0 IT (5176) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5212 clk cpu0 R cpsr 200003c0 +5213 clk cpu0 IS (5177) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5214 clk cpu0 IS (5178) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5215 clk cpu0 IT (5179) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5215 clk cpu0 R cpsr 000003c0 +5216 clk cpu0 IT (5180) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5217 clk cpu0 IT (5181) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5217 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5217 clk cpu0 R X9 0000000013000000 +5218 clk cpu0 IT (5182) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5218 clk cpu0 R X27 000000000004CE9E +5219 clk cpu0 IT (5183) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5219 clk cpu0 R X20 000000000004CE9F +5220 clk cpu0 IT (5184) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5220 clk cpu0 MW1 13000000:000013000000_NS 50 +5221 clk cpu0 IT (5185) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5221 clk cpu0 MR1 0004ce9f:00001004ce9f_NS 55 +5221 clk cpu0 R X8 0000000000000055 +5222 clk cpu0 IT (5186) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5222 clk cpu0 R cpsr 200003c0 +5223 clk cpu0 IS (5187) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5224 clk cpu0 IS (5188) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5225 clk cpu0 IT (5189) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5225 clk cpu0 R cpsr 000003c0 +5226 clk cpu0 IT (5190) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5227 clk cpu0 IT (5191) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5227 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5227 clk cpu0 R X9 0000000013000000 +5228 clk cpu0 IT (5192) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5228 clk cpu0 R X27 000000000004CE9F +5229 clk cpu0 IT (5193) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5229 clk cpu0 R X20 000000000004CEA0 +5230 clk cpu0 IT (5194) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5230 clk cpu0 MW1 13000000:000013000000_NS 55 +5231 clk cpu0 IT (5195) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5231 clk cpu0 MR1 0004cea0:00001004cea0_NS 25 +5231 clk cpu0 R X8 0000000000000025 +5232 clk cpu0 IT (5196) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5232 clk cpu0 R cpsr 600003c0 +5233 clk cpu0 IT (5197) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5234 clk cpu0 IT (5198) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +5234 clk cpu0 MW4 03029734:000000829734_NS 00000000 +5234 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00b8 ALLOC 0x000000829700_NS +5234 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00b8 DIRTY 0x000000829700_NS +5234 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000829700_NS +5234 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000829700_NS +5235 clk cpu0 IT (5199) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +5235 clk cpu0 R X27 000000000004CEA0 +5236 clk cpu0 IT (5200) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +5236 clk cpu0 MR1 0004cea1:00001004cea1_NS 78 +5236 clk cpu0 R X27 000000000004CEA1 +5236 clk cpu0 R X28 0000000000000078 +5237 clk cpu0 IT (5201) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +5237 clk cpu0 R cpsr 200003c0 +5237 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0162 ALLOC 0x000010092c40_NS +5237 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b10 ALLOC 0x000010092c40_NS +5238 clk cpu0 IS (5202) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +5239 clk cpu0 IT (5203) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +5239 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0166 ALLOC 0x000010092cc0_NS +5239 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b30 ALLOC 0x000010092cc0_NS +5240 clk cpu0 IT (5204) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +5240 clk cpu0 R X8 0000000000000020 +5241 clk cpu0 IT (5205) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +5241 clk cpu0 R cpsr 600003c0 +5242 clk cpu0 IS (5206) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +5243 clk cpu0 IT (5207) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +5243 clk cpu0 R X9 0000000000092CE0 +5244 clk cpu0 IT (5208) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +5244 clk cpu0 MR1 0004c128:00001004c128_NS 00 +5244 clk cpu0 R X10 0000000000000000 +5244 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0008 INVAL 0x0000702f0100_NS +5244 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0008 ALLOC 0x00001004c100_NS +5244 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1041 ALLOC 0x00001004c100_NS +5245 clk cpu0 IT (5209) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +5245 clk cpu0 R X9 0000000000092CE0 +5246 clk cpu0 IT (5210) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +5246 clk cpu0 R cpsr 600007c0 +5247 clk cpu0 IT (5211) 00092ce0:000010092ce0_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +5247 clk cpu0 MR4 030458a8:0000008458a8_NS ffffffd0 +5247 clk cpu0 R cpsr 600003c0 +5247 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +5248 clk cpu0 IS (5212) 00092ce4:000010092ce4_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92cf8 +5249 clk cpu0 IT (5213) 00092ce8:000010092ce8_NS 11002109 O EL0t_n : ADD w9,w8,#8 +5249 clk cpu0 R X9 00000000FFFFFFD8 +5250 clk cpu0 IT (5214) 00092cec:000010092cec_NS 7100013f O EL0t_n : CMP w9,#0 +5250 clk cpu0 R cpsr a00003c0 +5251 clk cpu0 IT (5215) 00092cf0:000010092cf0_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +5251 clk cpu0 MW4 030458a8:0000008458a8_NS ffffffd8 +5252 clk cpu0 IT (5216) 00092cf4:000010092cf4_NS 54000cad O EL0t_n : B.LE 0x92e88 +5252 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0174 ALLOC 0x000010092e80_NS +5252 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ba0 ALLOC 0x000010092e80_NS +5253 clk cpu0 IT (5217) 00092e88:000010092e88_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +5253 clk cpu0 MR8 03045898:000000845898_NS 00000000_03045890 +5253 clk cpu0 R X9 0000000003045890 +5254 clk cpu0 IT (5218) 00092e8c:000010092e8c_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +5254 clk cpu0 R X8 0000000003045860 +5255 clk cpu0 IT (5219) 00092e90:000010092e90_NS 17ffff9d O EL0t_n : B 0x92d04 +5255 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0168 ALLOC 0x000010092d00_NS +5255 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b40 ALLOC 0x000010092d00_NS +5256 clk cpu0 IT (5220) 00092d04:000010092d04_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +5256 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +5256 clk cpu0 R X0 0000000000000000 +5257 clk cpu0 IT (5221) 00092d08:000010092d08_NS 52800201 O EL0t_n : MOV w1,#0x10 +5257 clk cpu0 R X1 0000000000000010 +5258 clk cpu0 IT (5222) 00092d0c:000010092d0c_NS 94000a58 O EL0t_n : BL 0x9566c +5258 clk cpu0 R X30 0000000000092D10 +5258 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b2 ALLOC 0x000010095640_NS +5258 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1590 ALLOC 0x000010095640_NS +5259 clk cpu0 IT (5223) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +5259 clk cpu0 R SP_EL0 00000000030457A0 +5260 clk cpu0 IT (5224) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +5260 clk cpu0 R X8 3030303030303030 +5261 clk cpu0 IT (5225) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +5261 clk cpu0 MW8 030457a8:0000008457a8_NS 30303030_30303030 +5261 clk cpu0 MW8 030457b0:0000008457b0_NS 30303030_30303030 +5262 clk cpu0 IT (5226) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +5262 clk cpu0 MW4 030457b8:0000008457b8_NS 30303030 +5263 clk cpu0 IT (5227) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +5263 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b6 ALLOC 0x0000100956c0_NS +5263 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15b0 ALLOC 0x0000100956c0_NS +5264 clk cpu0 IT (5228) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +5264 clk cpu0 R X11 0000000000000000 +5265 clk cpu0 IT (5229) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +5265 clk cpu0 R X8 0000000003029000 +5266 clk cpu0 IT (5230) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +5266 clk cpu0 MR4 03029734:000000829734_NS 00000000 +5266 clk cpu0 R X8 0000000000000000 +5267 clk cpu0 IT (5231) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +5267 clk cpu0 R cpsr 600003c0 +5268 clk cpu0 IT (5232) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +5268 clk cpu0 R X8 0000000000000000 +5269 clk cpu0 IT (5233) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +5269 clk cpu0 R cpsr 800003c0 +5270 clk cpu0 IT (5234) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +5270 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b8 ALLOC 0x000010095700_NS +5270 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15c0 ALLOC 0x000010095700_NS +5271 clk cpu0 IT (5235) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +5271 clk cpu0 R X9 00000000030457A8 +5272 clk cpu0 IT (5236) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +5272 clk cpu0 R X10 0000000006216000 +5273 clk cpu0 IT (5237) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +5273 clk cpu0 MR1 030457a8:0000008457a8_NS 30 +5273 clk cpu0 R X8 0000000000000030 +5274 clk cpu0 IT (5238) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +5274 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5274 clk cpu0 R X9 0000000013000000 +5275 clk cpu0 IT (5239) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5275 clk cpu0 MW1 13000000:000013000000_NS 30 +5276 clk cpu0 IT (5240) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +5276 clk cpu0 R SP_EL0 00000000030457C0 +5277 clk cpu0 IT (5241) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +5278 clk cpu0 IT (5242) 00092d10:000010092d10_NS 91000774 O EL0t_n : ADD x20,x27,#1 +5278 clk cpu0 R X20 000000000004CEA2 +5279 clk cpu0 IT (5243) 00092d14:000010092d14_NS 17ffffa8 O EL0t_n : B 0x92bb4 +5280 clk cpu0 IT (5244) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5280 clk cpu0 MR1 0004cea2:00001004cea2_NS 3a +5280 clk cpu0 R X8 000000000000003A +5281 clk cpu0 IT (5245) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5281 clk cpu0 R cpsr 200003c0 +5282 clk cpu0 IS (5246) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5283 clk cpu0 IS (5247) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5284 clk cpu0 IT (5248) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5284 clk cpu0 R cpsr 000003c0 +5285 clk cpu0 IT (5249) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5286 clk cpu0 IT (5250) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5286 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5286 clk cpu0 R X9 0000000013000000 +5287 clk cpu0 IT (5251) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5287 clk cpu0 R X27 000000000004CEA2 +5288 clk cpu0 IT (5252) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5288 clk cpu0 R X20 000000000004CEA3 +5289 clk cpu0 IT (5253) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5289 clk cpu0 MW1 13000000:000013000000_NS 3a +5290 clk cpu0 IT (5254) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5290 clk cpu0 MR1 0004cea3:00001004cea3_NS 20 +5290 clk cpu0 R X8 0000000000000020 +5291 clk cpu0 IT (5255) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5291 clk cpu0 R cpsr 800003c0 +5292 clk cpu0 IS (5256) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5293 clk cpu0 IS (5257) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5294 clk cpu0 IT (5258) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5294 clk cpu0 R cpsr 000003c0 +5295 clk cpu0 IT (5259) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5296 clk cpu0 IT (5260) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5296 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5296 clk cpu0 R X9 0000000013000000 +5297 clk cpu0 IT (5261) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5297 clk cpu0 R X27 000000000004CEA3 +5298 clk cpu0 IT (5262) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5298 clk cpu0 R X20 000000000004CEA4 +5299 clk cpu0 IT (5263) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5299 clk cpu0 MW1 13000000:000013000000_NS 20 +5300 clk cpu0 IT (5264) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5300 clk cpu0 MR1 0004cea4:00001004cea4_NS 54 +5300 clk cpu0 R X8 0000000000000054 +5301 clk cpu0 IT (5265) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5301 clk cpu0 R cpsr 200003c0 +5302 clk cpu0 IS (5266) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5303 clk cpu0 IS (5267) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5304 clk cpu0 IT (5268) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5304 clk cpu0 R cpsr 000003c0 +5305 clk cpu0 IT (5269) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5306 clk cpu0 IT (5270) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5306 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5306 clk cpu0 R X9 0000000013000000 +5307 clk cpu0 IT (5271) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5307 clk cpu0 R X27 000000000004CEA4 +5308 clk cpu0 IT (5272) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5308 clk cpu0 R X20 000000000004CEA5 +5309 clk cpu0 IT (5273) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5309 clk cpu0 MW1 13000000:000013000000_NS 54 +5310 clk cpu0 IT (5274) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5310 clk cpu0 MR1 0004cea5:00001004cea5_NS 65 +5310 clk cpu0 R X8 0000000000000065 +5311 clk cpu0 IT (5275) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5311 clk cpu0 R cpsr 200003c0 +5312 clk cpu0 IS (5276) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5313 clk cpu0 IS (5277) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5314 clk cpu0 IT (5278) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5314 clk cpu0 R cpsr 000003c0 +5315 clk cpu0 IT (5279) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5316 clk cpu0 IT (5280) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5316 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5316 clk cpu0 R X9 0000000013000000 +5317 clk cpu0 IT (5281) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5317 clk cpu0 R X27 000000000004CEA5 +5318 clk cpu0 IT (5282) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5318 clk cpu0 R X20 000000000004CEA6 +5319 clk cpu0 IT (5283) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5319 clk cpu0 MW1 13000000:000013000000_NS 65 +5320 clk cpu0 IT (5284) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5320 clk cpu0 MR1 0004cea6:00001004cea6_NS 73 +5320 clk cpu0 R X8 0000000000000073 +5321 clk cpu0 IT (5285) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5321 clk cpu0 R cpsr 200003c0 +5322 clk cpu0 IS (5286) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5323 clk cpu0 IS (5287) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5324 clk cpu0 IT (5288) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5324 clk cpu0 R cpsr 000003c0 +5325 clk cpu0 IT (5289) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5326 clk cpu0 IT (5290) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5326 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5326 clk cpu0 R X9 0000000013000000 +5327 clk cpu0 IT (5291) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5327 clk cpu0 R X27 000000000004CEA6 +5328 clk cpu0 IT (5292) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5328 clk cpu0 R X20 000000000004CEA7 +5329 clk cpu0 IT (5293) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5329 clk cpu0 MW1 13000000:000013000000_NS 73 +5330 clk cpu0 IT (5294) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5330 clk cpu0 MR1 0004cea7:00001004cea7_NS 74 +5330 clk cpu0 R X8 0000000000000074 +5331 clk cpu0 IT (5295) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5331 clk cpu0 R cpsr 200003c0 +5332 clk cpu0 IS (5296) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5333 clk cpu0 IS (5297) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5334 clk cpu0 IT (5298) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5334 clk cpu0 R cpsr 000003c0 +5335 clk cpu0 IT (5299) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5336 clk cpu0 IT (5300) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5336 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5336 clk cpu0 R X9 0000000013000000 +5337 clk cpu0 IT (5301) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5337 clk cpu0 R X27 000000000004CEA7 +5338 clk cpu0 IT (5302) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5338 clk cpu0 R X20 000000000004CEA8 +5339 clk cpu0 IT (5303) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5339 clk cpu0 MW1 13000000:000013000000_NS 74 +5340 clk cpu0 IT (5304) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5340 clk cpu0 MR1 0004cea8:00001004cea8_NS 4e +5340 clk cpu0 R X8 000000000000004E +5341 clk cpu0 IT (5305) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5341 clk cpu0 R cpsr 200003c0 +5342 clk cpu0 IS (5306) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5343 clk cpu0 IS (5307) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5344 clk cpu0 IT (5308) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5344 clk cpu0 R cpsr 400003c0 +5345 clk cpu0 IS (5309) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5346 clk cpu0 IT (5310) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +5346 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +5346 clk cpu0 R X8 0000000000000000 +5347 clk cpu0 IT (5311) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +5347 clk cpu0 MR8 0004cea8:00001004cea8_NS 25202d20_656d614e +5347 clk cpu0 R X0 25202D20656D614E +5348 clk cpu0 IT (5312) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +5348 clk cpu0 R cpsr 800003c0 +5349 clk cpu0 IT (5313) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +5350 clk cpu0 IT (5314) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +5350 clk cpu0 R X27 0000000000000000 +5351 clk cpu0 IT (5315) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +5351 clk cpu0 R X28 000000000004CEA8 +5352 clk cpu0 IT (5316) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +5352 clk cpu0 R X8 00000000FFFFFFF8 +5353 clk cpu0 IT (5317) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5353 clk cpu0 R cpsr 000003c0 +5353 clk cpu0 R X9 000000000000004E +5354 clk cpu0 IS (5318) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5355 clk cpu0 IT (5319) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5355 clk cpu0 R cpsr 200003c0 +5356 clk cpu0 IS (5320) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5357 clk cpu0 IT (5321) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5357 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5357 clk cpu0 R X9 0000000013000000 +5358 clk cpu0 IT (5322) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5358 clk cpu0 R cpsr 800003c0 +5358 clk cpu0 R X8 00000000FFFFFFF9 +5359 clk cpu0 IT (5323) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5359 clk cpu0 MW1 13000000:000013000000_NS 4e +5360 clk cpu0 IT (5324) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5360 clk cpu0 R X0 0025202D20656D61 +5361 clk cpu0 IT (5325) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5362 clk cpu0 IT (5326) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5362 clk cpu0 R cpsr 000003c0 +5362 clk cpu0 R X9 0000000000000061 +5363 clk cpu0 IS (5327) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5364 clk cpu0 IT (5328) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5364 clk cpu0 R cpsr 200003c0 +5365 clk cpu0 IS (5329) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5366 clk cpu0 IT (5330) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5366 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5366 clk cpu0 R X9 0000000013000000 +5367 clk cpu0 IT (5331) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5367 clk cpu0 R cpsr 800003c0 +5367 clk cpu0 R X8 00000000FFFFFFFA +5368 clk cpu0 IT (5332) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5368 clk cpu0 MW1 13000000:000013000000_NS 61 +5369 clk cpu0 IT (5333) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5369 clk cpu0 R X0 000025202D20656D +5370 clk cpu0 IT (5334) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5371 clk cpu0 IT (5335) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5371 clk cpu0 R cpsr 000003c0 +5371 clk cpu0 R X9 000000000000006D +5372 clk cpu0 IS (5336) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5373 clk cpu0 IT (5337) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5373 clk cpu0 R cpsr 200003c0 +5374 clk cpu0 IS (5338) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5375 clk cpu0 IT (5339) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5375 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5375 clk cpu0 R X9 0000000013000000 +5376 clk cpu0 IT (5340) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5376 clk cpu0 R cpsr 800003c0 +5376 clk cpu0 R X8 00000000FFFFFFFB +5377 clk cpu0 IT (5341) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5377 clk cpu0 MW1 13000000:000013000000_NS 6d +5378 clk cpu0 IT (5342) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5378 clk cpu0 R X0 00000025202D2065 +5379 clk cpu0 IT (5343) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5380 clk cpu0 IT (5344) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5380 clk cpu0 R cpsr 000003c0 +5380 clk cpu0 R X9 0000000000000065 +5381 clk cpu0 IS (5345) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5382 clk cpu0 IT (5346) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5382 clk cpu0 R cpsr 200003c0 +5383 clk cpu0 IS (5347) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5384 clk cpu0 IT (5348) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5384 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5384 clk cpu0 R X9 0000000013000000 +5385 clk cpu0 IT (5349) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5385 clk cpu0 R cpsr 800003c0 +5385 clk cpu0 R X8 00000000FFFFFFFC +5386 clk cpu0 IT (5350) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5386 clk cpu0 MW1 13000000:000013000000_NS 65 +5387 clk cpu0 IT (5351) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5387 clk cpu0 R X0 0000000025202D20 +5388 clk cpu0 IT (5352) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5389 clk cpu0 IT (5353) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5389 clk cpu0 R cpsr 000003c0 +5389 clk cpu0 R X9 0000000000000020 +5390 clk cpu0 IS (5354) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5391 clk cpu0 IT (5355) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5391 clk cpu0 R cpsr 800003c0 +5392 clk cpu0 IS (5356) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5393 clk cpu0 IT (5357) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5393 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5393 clk cpu0 R X9 0000000013000000 +5394 clk cpu0 IT (5358) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5394 clk cpu0 R cpsr 800003c0 +5394 clk cpu0 R X8 00000000FFFFFFFD +5395 clk cpu0 IT (5359) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5395 clk cpu0 MW1 13000000:000013000000_NS 20 +5396 clk cpu0 IT (5360) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5396 clk cpu0 R X0 000000000025202D +5397 clk cpu0 IT (5361) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5398 clk cpu0 IT (5362) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5398 clk cpu0 R cpsr 000003c0 +5398 clk cpu0 R X9 000000000000002D +5399 clk cpu0 IS (5363) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5400 clk cpu0 IT (5364) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5400 clk cpu0 R cpsr 200003c0 +5401 clk cpu0 IS (5365) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5402 clk cpu0 IT (5366) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5402 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5402 clk cpu0 R X9 0000000013000000 +5403 clk cpu0 IT (5367) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5403 clk cpu0 R cpsr 800003c0 +5403 clk cpu0 R X8 00000000FFFFFFFE +5404 clk cpu0 IT (5368) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5404 clk cpu0 MW1 13000000:000013000000_NS 2d +5405 clk cpu0 IT (5369) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5405 clk cpu0 R X0 0000000000002520 +5406 clk cpu0 IT (5370) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5407 clk cpu0 IT (5371) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5407 clk cpu0 R cpsr 000003c0 +5407 clk cpu0 R X9 0000000000000020 +5408 clk cpu0 IS (5372) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5409 clk cpu0 IT (5373) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5409 clk cpu0 R cpsr 800003c0 +5410 clk cpu0 IS (5374) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5411 clk cpu0 IT (5375) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5411 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5411 clk cpu0 R X9 0000000013000000 +5412 clk cpu0 IT (5376) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +5412 clk cpu0 R cpsr 800003c0 +5412 clk cpu0 R X8 00000000FFFFFFFF +5413 clk cpu0 IT (5377) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +5413 clk cpu0 MW1 13000000:000013000000_NS 20 +5414 clk cpu0 IT (5378) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +5414 clk cpu0 R X0 0000000000000025 +5415 clk cpu0 IT (5379) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +5416 clk cpu0 IT (5380) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +5416 clk cpu0 R cpsr 000003c0 +5416 clk cpu0 R X9 0000000000000025 +5417 clk cpu0 IS (5381) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +5418 clk cpu0 IT (5382) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +5418 clk cpu0 R cpsr 600003c0 +5419 clk cpu0 IT (5383) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +5420 clk cpu0 IT (5384) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +5420 clk cpu0 R X8 00000000FFFFFFFF +5421 clk cpu0 IT (5385) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +5421 clk cpu0 R X9 0000000000000006 +5422 clk cpu0 IT (5386) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +5422 clk cpu0 R X9 000000000004CEAE +5423 clk cpu0 IT (5387) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +5423 clk cpu0 R cpsr 200003c0 +5424 clk cpu0 IT (5388) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +5424 clk cpu0 R X27 000000000004CEAE +5425 clk cpu0 IT (5389) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +5425 clk cpu0 R X20 000000000004CEAF +5426 clk cpu0 IT (5390) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +5427 clk cpu0 IT (5391) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5427 clk cpu0 MR1 0004ceaf:00001004ceaf_NS 25 +5427 clk cpu0 R X8 0000000000000025 +5428 clk cpu0 IT (5392) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5428 clk cpu0 R cpsr 600003c0 +5429 clk cpu0 IT (5393) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5430 clk cpu0 IT (5394) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +5430 clk cpu0 MW4 03029734:000000829734_NS 00000000 +5431 clk cpu0 IT (5395) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +5431 clk cpu0 R X27 000000000004CEAF +5432 clk cpu0 IT (5396) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +5432 clk cpu0 MR1 0004ceb0:00001004ceb0_NS 73 +5432 clk cpu0 R X27 000000000004CEB0 +5432 clk cpu0 R X28 0000000000000073 +5433 clk cpu0 IT (5397) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +5433 clk cpu0 R cpsr 200003c0 +5434 clk cpu0 IS (5398) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +5435 clk cpu0 IT (5399) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +5436 clk cpu0 IT (5400) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +5436 clk cpu0 R X8 000000000000001B +5437 clk cpu0 IT (5401) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +5437 clk cpu0 R cpsr 800003c0 +5438 clk cpu0 IS (5402) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +5439 clk cpu0 IT (5403) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +5439 clk cpu0 R X9 0000000000092CE0 +5440 clk cpu0 IT (5404) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +5440 clk cpu0 MR1 0004c123:00001004c123_NS 58 +5440 clk cpu0 R X10 0000000000000058 +5441 clk cpu0 IT (5405) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +5441 clk cpu0 R X9 0000000000092E40 +5442 clk cpu0 IT (5406) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +5442 clk cpu0 R cpsr 800007c0 +5442 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0172 ALLOC 0x000010092e40_NS +5442 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b90 ALLOC 0x000010092e40_NS +5443 clk cpu0 IT (5407) 00092e40:000010092e40_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +5443 clk cpu0 MR4 030458a8:0000008458a8_NS ffffffd8 +5443 clk cpu0 R cpsr 800003c0 +5443 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +5444 clk cpu0 IS (5408) 00092e44:000010092e44_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92e58 +5445 clk cpu0 IT (5409) 00092e48:000010092e48_NS 11002109 O EL0t_n : ADD w9,w8,#8 +5445 clk cpu0 R X9 00000000FFFFFFE0 +5446 clk cpu0 IT (5410) 00092e4c:000010092e4c_NS 7100013f O EL0t_n : CMP w9,#0 +5446 clk cpu0 R cpsr a00003c0 +5447 clk cpu0 IT (5411) 00092e50:000010092e50_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +5447 clk cpu0 MW4 030458a8:0000008458a8_NS ffffffe0 +5448 clk cpu0 IT (5412) 00092e54:000010092e54_NS 5400084d O EL0t_n : B.LE 0x92f5c +5448 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017a ALLOC 0x000010092f40_NS +5448 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0bd0 ALLOC 0x000010092f40_NS +5449 clk cpu0 IT (5413) 00092f5c:000010092f5c_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +5449 clk cpu0 MR8 03045898:000000845898_NS 00000000_03045890 +5449 clk cpu0 R X9 0000000003045890 +5450 clk cpu0 IT (5414) 00092f60:000010092f60_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +5450 clk cpu0 R X8 0000000003045868 +5451 clk cpu0 IT (5415) 00092f64:000010092f64_NS 17ffffc0 O EL0t_n : B 0x92e64 +5452 clk cpu0 IT (5416) 00092e64:000010092e64_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +5452 clk cpu0 MR8 03045868:000000845868_NS 00000000_00300000 +5452 clk cpu0 R X0 0000000000300000 +5453 clk cpu0 IT (5417) 00092e68:000010092e68_NS 94000a5f O EL0t_n : BL 0x957e4 +5453 clk cpu0 R X30 0000000000092E6C +5453 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00be ALLOC 0x0000100957c0_NS +5453 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15f0 ALLOC 0x0000100957c0_NS +5454 clk cpu0 IT (5418) 000957e4:0000100957e4_NS 39400008 O EL0t_n : LDRB w8,[x0,#0] +5454 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5454 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5454 clk cpu0 TTW DTLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +5454 clk cpu0 TTW DTLB LPAE 1:3 000070460600 0000000016000463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000016000000 +5454 clk cpu0 MR1 00300000:000016000000_NS 76 +5454 clk cpu0 R X8 0000000000000076 +5454 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00300000_NS EL1_n vmid=0:0x0016000000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5454 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00300000_NS EL1_n vmid=0:0x0016000000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0030 ALLOC 0x000070460600_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +5454 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000016000000_NS +5454 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0183 ALLOC 0x000070460600_NS +5454 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0004 INVAL 0x0000162b0000_NS +5454 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0004 ALLOC 0x000016000000_NS +5455 clk cpu0 IS (5419) 000957e8:0000100957e8_NS 34000108 O EL0t_n : CBZ w8,0x95808 +5456 clk cpu0 IT (5420) 000957ec:0000100957ec_NS 52800029 O EL0t_n : MOV w9,#1 +5456 clk cpu0 R X9 0000000000000001 +5457 clk cpu0 IT (5421) 000957f0:0000100957f0_NS b0030c0a O EL0t_n : ADRP x10,0x62167f0 +5457 clk cpu0 R X10 0000000006216000 +5458 clk cpu0 IT (5422) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5458 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5458 clk cpu0 R X11 0000000013000000 +5459 clk cpu0 IT (5423) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5459 clk cpu0 MW1 13000000:000013000000_NS 76 +5460 clk cpu0 IT (5424) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5460 clk cpu0 MR1 00300001:000016000001_NS 38 +5460 clk cpu0 R X8 0000000000000038 +5460 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 ALLOC 0x000010095800_NS +5460 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1600 ALLOC 0x000010095800_NS +5461 clk cpu0 IT (5425) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5461 clk cpu0 R X9 0000000000000002 +5462 clk cpu0 IT (5426) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5463 clk cpu0 IT (5427) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5463 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5463 clk cpu0 R X11 0000000013000000 +5464 clk cpu0 IT (5428) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5464 clk cpu0 MW1 13000000:000013000000_NS 38 +5465 clk cpu0 IT (5429) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5465 clk cpu0 MR1 00300002:000016000002_NS 69 +5465 clk cpu0 R X8 0000000000000069 +5466 clk cpu0 IT (5430) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5466 clk cpu0 R X9 0000000000000003 +5467 clk cpu0 IT (5431) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5468 clk cpu0 IT (5432) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5468 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5468 clk cpu0 R X11 0000000013000000 +5469 clk cpu0 IT (5433) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5469 clk cpu0 MW1 13000000:000013000000_NS 69 +5470 clk cpu0 IT (5434) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5470 clk cpu0 MR1 00300003:000016000003_NS 6e +5470 clk cpu0 R X8 000000000000006E +5471 clk cpu0 IT (5435) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5471 clk cpu0 R X9 0000000000000004 +5472 clk cpu0 IT (5436) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5473 clk cpu0 IT (5437) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5473 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5473 clk cpu0 R X11 0000000013000000 +5474 clk cpu0 IT (5438) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5474 clk cpu0 MW1 13000000:000013000000_NS 6e +5475 clk cpu0 IT (5439) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5475 clk cpu0 MR1 00300004:000016000004_NS 74 +5475 clk cpu0 R X8 0000000000000074 +5476 clk cpu0 IT (5440) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5476 clk cpu0 R X9 0000000000000005 +5477 clk cpu0 IT (5441) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5478 clk cpu0 IT (5442) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5478 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5478 clk cpu0 R X11 0000000013000000 +5479 clk cpu0 IT (5443) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5479 clk cpu0 MW1 13000000:000013000000_NS 74 +5480 clk cpu0 IT (5444) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5480 clk cpu0 MR1 00300005:000016000005_NS 5f +5480 clk cpu0 R X8 000000000000005F +5481 clk cpu0 IT (5445) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5481 clk cpu0 R X9 0000000000000006 +5482 clk cpu0 IT (5446) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5483 clk cpu0 IT (5447) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5483 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5483 clk cpu0 R X11 0000000013000000 +5484 clk cpu0 IT (5448) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5484 clk cpu0 MW1 13000000:000013000000_NS 5f +5485 clk cpu0 IT (5449) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5485 clk cpu0 MR1 00300006:000016000006_NS 62 +5485 clk cpu0 R X8 0000000000000062 +5486 clk cpu0 IT (5450) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5486 clk cpu0 R X9 0000000000000007 +5487 clk cpu0 IT (5451) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5488 clk cpu0 IT (5452) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5488 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5488 clk cpu0 R X11 0000000013000000 +5489 clk cpu0 IT (5453) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5489 clk cpu0 MW1 13000000:000013000000_NS 62 +5490 clk cpu0 IT (5454) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5490 clk cpu0 MR1 00300007:000016000007_NS 66 +5490 clk cpu0 R X8 0000000000000066 +5491 clk cpu0 IT (5455) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5491 clk cpu0 R X9 0000000000000008 +5492 clk cpu0 IT (5456) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5493 clk cpu0 IT (5457) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5493 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5493 clk cpu0 R X11 0000000013000000 +5494 clk cpu0 IT (5458) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5494 clk cpu0 MW1 13000000:000013000000_NS 66 +5495 clk cpu0 IT (5459) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5495 clk cpu0 MR1 00300008:000016000008_NS 6d +5495 clk cpu0 R X8 000000000000006D +5496 clk cpu0 IT (5460) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5496 clk cpu0 R X9 0000000000000009 +5497 clk cpu0 IT (5461) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5498 clk cpu0 IT (5462) 000957f4:0000100957f4_NS f940714b O EL0t_n : LDR x11,[x10,#0xe0] +5498 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5498 clk cpu0 R X11 0000000013000000 +5499 clk cpu0 IT (5463) 000957f8:0000100957f8_NS 39000168 O EL0t_n : STRB w8,[x11,#0] +5499 clk cpu0 MW1 13000000:000013000000_NS 6d +5500 clk cpu0 IT (5464) 000957fc:0000100957fc_NS 38694808 O EL0t_n : LDRB w8,[x0,w9,UXTW] +5500 clk cpu0 MR1 00300009:000016000009_NS 00 +5500 clk cpu0 R X8 0000000000000000 +5501 clk cpu0 IT (5465) 00095800:000010095800_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5501 clk cpu0 R X9 000000000000000A +5502 clk cpu0 IS (5466) 00095804:000010095804_NS 35ffff88 O EL0t_n : CBNZ w8,0x957f4 +5503 clk cpu0 IT (5467) 00095808:000010095808_NS d65f03c0 O EL0t_n : RET +5504 clk cpu0 IT (5468) 00092e6c:000010092e6c_NS 91000774 O EL0t_n : ADD x20,x27,#1 +5504 clk cpu0 R X20 000000000004CEB1 +5505 clk cpu0 IT (5469) 00092e70:000010092e70_NS 17ffff51 O EL0t_n : B 0x92bb4 +5506 clk cpu0 IT (5470) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5506 clk cpu0 MR1 0004ceb1:00001004ceb1_NS 0a +5506 clk cpu0 R X8 000000000000000A +5507 clk cpu0 IT (5471) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5507 clk cpu0 R cpsr 800003c0 +5508 clk cpu0 IS (5472) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5509 clk cpu0 IS (5473) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5510 clk cpu0 IT (5474) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5510 clk cpu0 R cpsr 000003c0 +5511 clk cpu0 IT (5475) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5512 clk cpu0 IT (5476) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5512 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5512 clk cpu0 R X9 0000000013000000 +5513 clk cpu0 IT (5477) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5513 clk cpu0 R X27 000000000004CEB1 +5514 clk cpu0 IT (5478) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5514 clk cpu0 R X20 000000000004CEB2 +TUBE CPU0: >>CPU0: TestName - v8int_bfm +5515 clk cpu0 IT (5479) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5515 clk cpu0 MW1 13000000:000013000000_NS 0a +5516 clk cpu0 IT (5480) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5516 clk cpu0 MR1 0004ceb2:00001004ceb2_NS 0a +5516 clk cpu0 R X8 000000000000000A +5517 clk cpu0 IT (5481) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5517 clk cpu0 R cpsr 800003c0 +5518 clk cpu0 IS (5482) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5519 clk cpu0 IS (5483) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5520 clk cpu0 IT (5484) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +5520 clk cpu0 R cpsr 000003c0 +5521 clk cpu0 IT (5485) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +5522 clk cpu0 IT (5486) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +5522 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +5522 clk cpu0 R X9 0000000013000000 +5523 clk cpu0 IT (5487) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +5523 clk cpu0 R X27 000000000004CEB2 +5524 clk cpu0 IT (5488) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +5524 clk cpu0 R X20 000000000004CEB3 +TUBE CPU0: +5525 clk cpu0 IT (5489) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +5525 clk cpu0 MW1 13000000:000013000000_NS 0a +5526 clk cpu0 IT (5490) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +5526 clk cpu0 MR1 0004ceb3:00001004ceb3_NS 00 +5526 clk cpu0 R X8 0000000000000000 +5527 clk cpu0 IT (5491) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +5527 clk cpu0 R cpsr 800003c0 +5528 clk cpu0 IS (5492) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +5529 clk cpu0 IT (5493) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +5530 clk cpu0 IT (5494) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +5531 clk cpu0 IT (5495) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +5531 clk cpu0 MR8 03045850:000000845850_NS 00000000_0004ce9b +5531 clk cpu0 MR8 03045858:000000845858_NS 00000000_0009c560 +5531 clk cpu0 R X19 000000000004CE9B +5531 clk cpu0 R X30 000000000009C560 +5532 clk cpu0 IT (5496) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +5532 clk cpu0 MR8 03045840:000000845840_NS 00000000_00000000 +5532 clk cpu0 MR8 03045848:000000845848_NS 00000000_03008528 +5532 clk cpu0 R X20 0000000003008528 +5532 clk cpu0 R X21 0000000000000000 +5533 clk cpu0 IT (5497) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +5533 clk cpu0 MR8 03045830:000000845830_NS fffe0000_00003fff +5533 clk cpu0 MR8 03045838:000000845838_NS ffffffff_fffe0003 +5533 clk cpu0 R X22 FFFFFFFFFFFE0003 +5533 clk cpu0 R X23 FFFE000000003FFF +5534 clk cpu0 IT (5498) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +5534 clk cpu0 MR8 03045820:000000845820_NS 00000000_0000003c +5534 clk cpu0 MR8 03045828:000000845828_NS 00000000_00007c00 +5534 clk cpu0 R X24 0000000000007C00 +5534 clk cpu0 R X25 000000000000003C +5535 clk cpu0 IT (5499) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +5535 clk cpu0 MR8 03045810:000000845810_NS 00010001_00010001 +5535 clk cpu0 MR8 03045818:000000845818_NS ffe000ff_ffe000ff +5535 clk cpu0 R X26 FFE000FFFFE000FF +5535 clk cpu0 R X27 0001000100010001 +5536 clk cpu0 IT (5500) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +5536 clk cpu0 MR8 03045800:000000845800_NS ff7fff7f_ff7fff7f +5536 clk cpu0 R X28 FF7FFF7FFF7FFF7F +5537 clk cpu0 IT (5501) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +5537 clk cpu0 R SP_EL0 0000000003045860 +5538 clk cpu0 IT (5502) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +5539 clk cpu0 IT (5503) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +5539 clk cpu0 R X0 0000000000000001 +5540 clk cpu0 IT (5504) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +5540 clk cpu0 R X1 0000000000000000 +5541 clk cpu0 IT (5505) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +5541 clk cpu0 R X2 0000000000000000 +5542 clk cpu0 IT (5506) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +5543 clk cpu0 IT (5507) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +5544 clk cpu0 IT (5508) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +5544 clk cpu0 R X0 0000000003008528 +5545 clk cpu0 IT (5509) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +5545 clk cpu0 R X30 000000000009C57C +5546 clk cpu0 IT (5510) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +5547 clk cpu0 IT (5511) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +5547 clk cpu0 R X8 0000000006216000 +5548 clk cpu0 IT (5512) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +5548 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5548 clk cpu0 R X8 0000000000000001 +5549 clk cpu0 IT (5513) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +5549 clk cpu0 R cpsr 800003c0 +5550 clk cpu0 IT (5514) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +5551 clk cpu0 IT (5515) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +5552 clk cpu0 IT (5516) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +5552 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +5552 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_0009d8ac +5552 clk cpu0 R X19 0000000000000000 +5552 clk cpu0 R X30 000000000009D8AC +5553 clk cpu0 IT (5517) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +5553 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_00f00000 +5553 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_00300000 +5553 clk cpu0 R X20 0000000000300000 +5553 clk cpu0 R X21 0000000000F00000 +5554 clk cpu0 IT (5518) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +5554 clk cpu0 R SP_EL0 00000000030458F0 +5555 clk cpu0 IT (5519) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +5556 clk cpu0 IT (5520) 0009d8ac:00001009d8ac_NS b0030b88 O EL0t_n : ADRP x8,0x620e8ac +5556 clk cpu0 R X8 000000000620E000 +5557 clk cpu0 IT (5521) 0009d8b0:00001009d8b0_NS 91000108 O EL0t_n : ADD x8,x8,#0 +5557 clk cpu0 R X8 000000000620E000 +5558 clk cpu0 IT (5522) 0009d8b4:00001009d8b4_NS 52800309 O EL0t_n : MOV w9,#0x18 +5558 clk cpu0 R X9 0000000000000018 +5559 clk cpu0 IT (5523) 0009d8b8:00001009d8b8_NS 5280018a O EL0t_n : MOV w10,#0xc +5559 clk cpu0 R X10 000000000000000C +5560 clk cpu0 IT (5524) 0009d8bc:00001009d8bc_NS 9ba92269 O EL0t_n : UMADDL x9,w19,w9,x8 +5560 clk cpu0 R X9 000000000620E000 +5560 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c6 ALLOC 0x00001009d8c0_NS +5560 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1630 ALLOC 0x00001009d8c0_NS +5561 clk cpu0 IT (5525) 0009d8c0:00001009d8c0_NS 9baa226a O EL0t_n : UMADDL x10,w19,w10,x8 +5561 clk cpu0 R X10 000000000620E000 +5562 clk cpu0 IT (5526) 0009d8c4:00001009d8c4_NS 5290060b O EL0t_n : MOV w11,#0x8030 +5562 clk cpu0 R X11 0000000000008030 +5563 clk cpu0 IT (5527) 0009d8c8:00001009d8c8_NS 91402129 O EL0t_n : ADD x9,x9,#8,LSL #12 +5563 clk cpu0 R X9 0000000006216000 +5564 clk cpu0 IT (5528) 0009d8cc:00001009d8cc_NS 8b0b014a O EL0t_n : ADD x10,x10,x11 +5564 clk cpu0 R X10 0000000006216030 +5565 clk cpu0 IT (5529) 0009d8d0:00001009d8d0_NS 5290090b O EL0t_n : MOV w11,#0x8048 +5565 clk cpu0 R X11 0000000000008048 +5566 clk cpu0 IT (5530) 0009d8d4:00001009d8d4_NS b900013f O EL0t_n : STR wzr,[x9,#0] +5566 clk cpu0 MW4 06216000:000015216000_NS 00000000 +5566 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x000050282000_NS +5566 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000015216000_NS +5566 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 DIRTY 0x000015216000_NS +5566 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000015216000_NS +5566 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000015216000_NS +5567 clk cpu0 IT (5531) 0009d8d8:00001009d8d8_NS b9000d3f O EL0t_n : STR wzr,[x9,#0xc] +5567 clk cpu0 MW4 0621600c:00001521600c_NS 00000000 +5568 clk cpu0 IT (5532) 0009d8dc:00001009d8dc_NS 52800069 O EL0t_n : MOV w9,#3 +5568 clk cpu0 R X9 0000000000000003 +5569 clk cpu0 IT (5533) 0009d8e0:00001009d8e0_NS b82b6909 O EL0t_n : STR w9,[x8,x11] +5569 clk cpu0 MW4 06216048:000015216048_NS 00000003 +5569 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000015216040_NS +5569 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +5570 clk cpu0 IT (5534) 0009d8e4:00001009d8e4_NS 29007d5f O EL0t_n : STP wzr,wzr,[x10,#0] +5570 clk cpu0 MW4 06216030:000015216030_NS 00000000 +5570 clk cpu0 MW4 06216034:000015216034_NS 00000000 +5571 clk cpu0 IT (5535) 0009d8e8:00001009d8e8_NS b900095f O EL0t_n : STR wzr,[x10,#8] +5571 clk cpu0 MW4 06216038:000015216038_NS 00000000 +5572 clk cpu0 IT (5536) 0009d8ec:00001009d8ec_NS 52900989 O EL0t_n : MOV w9,#0x804c +5572 clk cpu0 R X9 000000000000804C +5573 clk cpu0 IT (5537) 0009d8f0:00001009d8f0_NS b8696901 O EL0t_n : LDR w1,[x8,x9] +5573 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5573 clk cpu0 R X1 0000000000000001 +5574 clk cpu0 IT (5538) 0009d8f4:00001009d8f4_NS 52900c29 O EL0t_n : MOV w9,#0x8061 +5574 clk cpu0 R X9 0000000000008061 +5575 clk cpu0 IT (5539) 0009d8f8:00001009d8f8_NS 8b090100 O EL0t_n : ADD x0,x8,x9 +5575 clk cpu0 R X0 0000000006216061 +5576 clk cpu0 IT (5540) 0009d8fc:00001009d8fc_NS 97fffe9e O EL0t_n : BL 0x9d374 +5576 clk cpu0 R X30 000000000009D900 +5577 clk cpu0 IT (5541) 0009d374:00001009d374_NS f81e0ff4 O EL0t_n : STR x20,[sp,#-0x20]! +5577 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_00300000 +5577 clk cpu0 R SP_EL0 00000000030458D0 +5578 clk cpu0 IT (5542) 0009d378:00001009d378_NS a9017bf3 O EL0t_n : STP x19,x30,[sp,#0x10] +5578 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +5578 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_0009d900 +5579 clk cpu0 IT (5543) 0009d37c:00001009d37c_NS 2a0103f4 O EL0t_n : MOV w20,w1 +5579 clk cpu0 R X20 0000000000000001 +5580 clk cpu0 IT (5544) 0009d380:00001009d380_NS aa0003f3 O EL0t_n : MOV x19,x0 +5580 clk cpu0 R X19 0000000006216061 +5581 clk cpu0 IT (5545) 0009d384:00001009d384_NS 940027b7 O EL0t_n : BL 0xa7260 +5581 clk cpu0 R X30 000000000009D388 +5582 clk cpu0 IT (5546) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +5582 clk cpu0 R X0 0000000000000000 +5583 clk cpu0 IT (5547) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +5583 clk cpu0 R cpsr 800007c0 +5584 clk cpu0 IT (5548) 0009d388:00001009d388_NS b9000fe0 O EL0t_n : STR w0,[sp,#0xc] +5584 clk cpu0 MW4 030458dc:0000008458dc_NS 00000000 +5584 clk cpu0 R cpsr 800003c0 +5585 clk cpu0 IT (5549) 0009d38c:00001009d38c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +5585 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +5585 clk cpu0 R X8 0000000000000000 +5586 clk cpu0 IT (5550) 0009d390:00001009d390_NS 91000e69 O EL0t_n : ADD x9,x19,#3 +5586 clk cpu0 R X9 0000000006216064 +5587 clk cpu0 IT (5551) 0009d394:00001009d394_NS 38686928 O EL0t_n : LDRB w8,[x9,x8] +5587 clk cpu0 MR1 06216064:000015216064_NS 00 +5587 clk cpu0 R X8 0000000000000000 +5588 clk cpu0 IT (5552) 0009d398:00001009d398_NS b9400fea O EL0t_n : LDR w10,[sp,#0xc] +5588 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +5588 clk cpu0 R X10 0000000000000000 +5589 clk cpu0 IT (5553) 0009d39c:00001009d39c_NS 2a2803e8 O EL0t_n : MVN w8,w8 +5589 clk cpu0 R X8 00000000FFFFFFFF +5590 clk cpu0 IT (5554) 0009d3a0:00001009d3a0_NS 382a6928 O EL0t_n : STRB w8,[x9,x10] +5590 clk cpu0 MW1 06216064:000015216064_NS ff +5591 clk cpu0 IT (5555) 0009d3a4:00001009d3a4_NS d5033f9f O EL0t_n : DSB SY +5592 clk cpu0 IT (5556) 0009d3a8:00001009d3a8_NS aa1303e0 O EL0t_n : MOV x0,x19 +5592 clk cpu0 R X0 0000000006216061 +5593 clk cpu0 IT (5557) 0009d3ac:00001009d3ac_NS 97ffed6c O EL0t_n : BL 0x9895c +5593 clk cpu0 R X30 000000000009D3B0 +5594 clk cpu0 IT (5558) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +5594 clk cpu0 R X8 0000000006216000 +5595 clk cpu0 IT (5559) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +5595 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5595 clk cpu0 R X8 0000000000000001 +5596 clk cpu0 IT (5560) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +5596 clk cpu0 R cpsr 800003c0 +5597 clk cpu0 IT (5561) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +5598 clk cpu0 IT (5562) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +5599 clk cpu0 IT (5563) 0009d3b0:00001009d3b0_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +5599 clk cpu0 MR1 06216062:000015216062_NS 00 +5599 clk cpu0 R X8 0000000000000000 +5600 clk cpu0 IT (5564) 0009d3b4:00001009d3b4_NS 11000508 O EL0t_n : ADD w8,w8,#1 +5600 clk cpu0 R X8 0000000000000001 +5601 clk cpu0 IT (5565) 0009d3b8:00001009d3b8_NS 39000668 O EL0t_n : STRB w8,[x19,#1] +5601 clk cpu0 MW1 06216062:000015216062_NS 01 +5602 clk cpu0 IT (5566) 0009d3bc:00001009d3bc_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +5602 clk cpu0 MR1 06216062:000015216062_NS 01 +5602 clk cpu0 R X8 0000000000000001 +5603 clk cpu0 IT (5567) 0009d3c0:00001009d3c0_NS 6b14011f O EL0t_n : CMP w8,w20 +5603 clk cpu0 R cpsr 600003c0 +5604 clk cpu0 IS (5568) 0009d3c4:00001009d3c4_NS 540002c1 O EL0t_n : B.NE 0x9d41c +5605 clk cpu0 IT (5569) 0009d3c8:00001009d3c8_NS 3900067f O EL0t_n : STRB wzr,[x19,#1] +5605 clk cpu0 MW1 06216062:000015216062_NS 00 +5606 clk cpu0 IT (5570) 0009d3cc:00001009d3cc_NS b9000bff O EL0t_n : STR wzr,[sp,#8] +5606 clk cpu0 MW4 030458d8:0000008458d8_NS 00000000 +5607 clk cpu0 IT (5571) 0009d3d0:00001009d3d0_NS b0030bc8 O EL0t_n : ADRP x8,0x62163d0 +5607 clk cpu0 R X8 0000000006216000 +5608 clk cpu0 IT (5572) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +5608 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +5608 clk cpu0 R X9 0000000000000000 +5609 clk cpu0 IT (5573) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +5609 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5609 clk cpu0 R X10 0000000000000001 +5610 clk cpu0 IT (5574) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +5610 clk cpu0 R cpsr 800003c0 +5611 clk cpu0 IS (5575) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +5612 clk cpu0 IT (5576) 0009d3e4:00001009d3e4_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +5612 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +5612 clk cpu0 R X9 0000000000000000 +5613 clk cpu0 IT (5577) 0009d3e8:00001009d3e8_NS 91000e6a O EL0t_n : ADD x10,x19,#3 +5613 clk cpu0 R X10 0000000006216064 +5614 clk cpu0 IT (5578) 0009d3ec:00001009d3ec_NS 38696949 O EL0t_n : LDRB w9,[x10,x9] +5614 clk cpu0 MR1 06216064:000015216064_NS ff +5614 clk cpu0 R X9 00000000000000FF +5615 clk cpu0 IT (5579) 0009d3f0:00001009d3f0_NS b9400beb O EL0t_n : LDR w11,[sp,#8] +5615 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +5615 clk cpu0 R X11 0000000000000000 +5616 clk cpu0 IT (5580) 0009d3f4:00001009d3f4_NS 382b6949 O EL0t_n : STRB w9,[x10,x11] +5616 clk cpu0 MW1 06216064:000015216064_NS ff +5617 clk cpu0 IT (5581) 0009d3f8:00001009d3f8_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +5617 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +5617 clk cpu0 R X9 0000000000000000 +5618 clk cpu0 IT (5582) 0009d3fc:00001009d3fc_NS 11000529 O EL0t_n : ADD w9,w9,#1 +5618 clk cpu0 R X9 0000000000000001 +5619 clk cpu0 IT (5583) 0009d400:00001009d400_NS b9000be9 O EL0t_n : STR w9,[sp,#8] +5619 clk cpu0 MW4 030458d8:0000008458d8_NS 00000001 +5620 clk cpu0 IT (5584) 0009d404:00001009d404_NS 17fffff4 O EL0t_n : B 0x9d3d4 +5621 clk cpu0 IT (5585) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +5621 clk cpu0 MR4 030458d8:0000008458d8_NS 00000001 +5621 clk cpu0 R X9 0000000000000001 +5622 clk cpu0 IT (5586) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +5622 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5622 clk cpu0 R X10 0000000000000001 +5623 clk cpu0 IT (5587) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +5623 clk cpu0 R cpsr 600003c0 +5624 clk cpu0 IT (5588) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +5625 clk cpu0 IT (5589) 0009d408:00001009d408_NS d5033fbf O EL0t_n : DMB SY +5626 clk cpu0 IT (5590) 0009d40c:00001009d40c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +5626 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +5626 clk cpu0 R X8 0000000000000000 +5627 clk cpu0 IT (5591) 0009d410:00001009d410_NS 8b080268 O EL0t_n : ADD x8,x19,x8 +5627 clk cpu0 R X8 0000000006216061 +5628 clk cpu0 IT (5592) 0009d414:00001009d414_NS 39400d08 O EL0t_n : LDRB w8,[x8,#3] +5628 clk cpu0 MR1 06216064:000015216064_NS ff +5628 clk cpu0 R X8 00000000000000FF +5629 clk cpu0 IT (5593) 0009d418:00001009d418_NS 39000a68 O EL0t_n : STRB w8,[x19,#2] +5629 clk cpu0 MW1 06216063:000015216063_NS ff +5630 clk cpu0 IT (5594) 0009d41c:00001009d41c_NS d5033f9f O EL0t_n : DSB SY +5631 clk cpu0 IT (5595) 0009d420:00001009d420_NS aa1303e0 O EL0t_n : MOV x0,x19 +5631 clk cpu0 R X0 0000000006216061 +5632 clk cpu0 IT (5596) 0009d424:00001009d424_NS 97fff985 O EL0t_n : BL 0x9ba38 +5632 clk cpu0 R X30 000000000009D428 +5633 clk cpu0 IT (5597) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +5634 clk cpu0 IT (5598) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +5634 clk cpu0 R X8 0000000006216000 +5635 clk cpu0 IT (5599) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +5635 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5635 clk cpu0 R X8 0000000000000001 +5636 clk cpu0 IT (5600) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +5636 clk cpu0 R cpsr 800003c0 +5637 clk cpu0 IT (5601) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +5638 clk cpu0 IT (5602) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +5639 clk cpu0 IT (5603) 0009d428:00001009d428_NS 39400a68 O EL0t_n : LDRB w8,[x19,#2] +5639 clk cpu0 MR1 06216063:000015216063_NS ff +5639 clk cpu0 R X8 00000000000000FF +5640 clk cpu0 IT (5604) 0009d42c:00001009d42c_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +5640 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +5640 clk cpu0 R X9 0000000000000000 +5641 clk cpu0 IT (5605) 0009d430:00001009d430_NS 8b090269 O EL0t_n : ADD x9,x19,x9 +5641 clk cpu0 R X9 0000000006216061 +5642 clk cpu0 IT (5606) 0009d434:00001009d434_NS 39400d29 O EL0t_n : LDRB w9,[x9,#3] +5642 clk cpu0 MR1 06216064:000015216064_NS ff +5642 clk cpu0 R X9 00000000000000FF +5643 clk cpu0 IT (5607) 0009d438:00001009d438_NS 6b09011f O EL0t_n : CMP w8,w9 +5643 clk cpu0 R cpsr 600003c0 +5644 clk cpu0 IT (5608) 0009d43c:00001009d43c_NS 54000060 O EL0t_n : B.EQ 0x9d448 +5645 clk cpu0 IT (5609) 0009d448:00001009d448_NS d5033fbf O EL0t_n : DMB SY +5646 clk cpu0 IT (5610) 0009d44c:00001009d44c_NS a9417bf3 O EL0t_n : LDP x19,x30,[sp,#0x10] +5646 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +5646 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_0009d900 +5646 clk cpu0 R X19 0000000000000000 +5646 clk cpu0 R X30 000000000009D900 +5647 clk cpu0 IT (5611) 0009d450:00001009d450_NS f84207f4 O EL0t_n : LDR x20,[sp],#0x20 +5647 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_00300000 +5647 clk cpu0 R SP_EL0 00000000030458F0 +5647 clk cpu0 R X20 0000000000300000 +5648 clk cpu0 IT (5612) 0009d454:00001009d454_NS d65f03c0 O EL0t_n : RET +5648 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c8 ALLOC 0x00001009d900_NS +5648 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1640 ALLOC 0x00001009d900_NS +5649 clk cpu0 IT (5613) 0009d900:00001009d900_NS a9417bf3 O EL0t_n : LDP x19,x30,[sp,#0x10] +5649 clk cpu0 MR8 03045900:000000845900_NS 18181818_18181818 +5649 clk cpu0 MR8 03045908:000000845908_NS 00000000_01000094 +5649 clk cpu0 R X19 1818181818181818 +5649 clk cpu0 R X30 0000000001000094 +5650 clk cpu0 IT (5614) 0009d904:00001009d904_NS 52800020 O EL0t_n : MOV w0,#1 +5650 clk cpu0 R X0 0000000000000001 +5651 clk cpu0 IT (5615) 0009d908:00001009d908_NS f84207f4 O EL0t_n : LDR x20,[sp],#0x20 +5651 clk cpu0 MR8 030458f0:0000008458f0_NS 001fffff_fffffffe +5651 clk cpu0 R SP_EL0 0000000003045910 +5651 clk cpu0 R X20 001FFFFFFFFFFFFE +5652 clk cpu0 IT (5616) 0009d90c:00001009d90c_NS 1400264b O EL0t_n : B 0xa7238 +5652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0191 ALLOC 0x0000100a7200_NS +5652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c81 ALLOC 0x0000100a7200_NS +5653 clk cpu0 IT (5617) 000a7238:0000100a7238_NS d4000121 O EL0t_n : SVC #9 +5653 clk cpu0 E 000a7238:0000100a7238_NS EL1h 00000019 CoreEvent_ModeChange +5653 clk cpu0 E 000a7238:0000100a7238_NS 00000088 CoreEvent_LOWER_64_SYNC +5653 clk cpu0 R cpsr 620003c5 +5653 clk cpu0 R PMBIDR_EL1 00000030 +5653 clk cpu0 R ESR_EL1 56000009 +5653 clk cpu0 R SPSR_EL1 600003c0 +5653 clk cpu0 R TRBIDR_EL1 000000000000003b +5653 clk cpu0 R ELR_EL1 00000000000a723c +5653 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +5653 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +5653 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5653 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5653 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +5653 clk cpu0 TTW ITLB LPAE 1:3 000070460068 00000000100344c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010034000 +5653 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00034000_NS EL1_n vmid=0:0x0010034000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5653 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00034000_NS EL1_n vmid=0:0x0010034000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000016000000_NS +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x000070450040_NS +5653 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000070460040_NS +5653 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 INVAL 0x00001009d400_NS +5653 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 ALLOC 0x000010035400_NS +5653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0019 ALLOC 0x000070460040_NS +5653 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1502 ALLOC 0x000010035400_NS +5654 clk cpu0 IT (5618) 00035400:000010035400_NS 1400168d O EL1h_n : B 0x3ae34 +5654 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +5654 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +5654 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5654 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5654 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +5654 clk cpu0 TTW ITLB LPAE 1:3 000070460070 00000000100384c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010038000 +5654 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00038000_NS EL1_n vmid=0:0x0010038000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5654 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00038000_NS EL1_n vmid=0:0x0010038000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5654 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +5654 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +5654 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0170 ALLOC 0x00001003ae00_NS +5654 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b80 ALLOC 0x00001003ae00_NS +5655 clk cpu0 IT (5619) 0003ae34:00001003ae34_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +5655 clk cpu0 R SP_EL1 0000000003800710 +5656 clk cpu0 IT (5620) 0003ae38:00001003ae38_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +5656 clk cpu0 MW8 03800710:000010800710_NS 00000000_00000001 +5656 clk cpu0 MW8 03800718:000010800718_NS 00000000_00000001 +5657 clk cpu0 IT (5621) 0003ae3c:00001003ae3c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +5657 clk cpu0 R X0 0000000056000009 +5657 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0173 ALLOC 0x00001003ae40_NS +5657 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b91 ALLOC 0x00001003ae40_NS +5658 clk cpu0 IT (5622) 0003ae40:00001003ae40_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +5658 clk cpu0 R X1 0000000000000015 +5659 clk cpu0 IT (5623) 0003ae44:00001003ae44_NS 7100543f O EL1h_n : CMP w1,#0x15 +5659 clk cpu0 R cpsr 620003c5 +5660 clk cpu0 IT (5624) 0003ae48:00001003ae48_NS 54000060 O EL1h_n : B.EQ 0x3ae54 +5661 clk cpu0 IT (5625) 0003ae54:00001003ae54_NS 53003c01 O EL1h_n : UXTH w1,w0 +5661 clk cpu0 R X1 0000000000000009 +5662 clk cpu0 IT (5626) 0003ae58:00001003ae58_NS 7100143f O EL1h_n : CMP w1,#5 +5662 clk cpu0 R cpsr 220003c5 +5663 clk cpu0 IS (5627) 0003ae5c:00001003ae5c_NS 540155ab O EL1h_n : B.LT 0x3d910 +5664 clk cpu0 IT (5628) 0003ae60:00001003ae60_NS 7100283f O EL1h_n : CMP w1,#0xa +5664 clk cpu0 R cpsr 820003c5 +5665 clk cpu0 IS (5629) 0003ae64:00001003ae64_NS 5401556c O EL1h_n : B.GT 0x3d910 +5666 clk cpu0 IT (5630) 0003ae68:00001003ae68_NS 7100203f O EL1h_n : CMP w1,#8 +5666 clk cpu0 R cpsr 220003c5 +5667 clk cpu0 IS (5631) 0003ae6c:00001003ae6c_NS 540153e0 O EL1h_n : B.EQ 0x3d8e8 +5668 clk cpu0 IT (5632) 0003ae70:00001003ae70_NS 71001c3f O EL1h_n : CMP w1,#7 +5668 clk cpu0 R cpsr 220003c5 +5669 clk cpu0 IS (5633) 0003ae74:00001003ae74_NS 54000180 O EL1h_n : B.EQ 0x3aea4 +5670 clk cpu0 IT (5634) 0003ae78:00001003ae78_NS 7100183f O EL1h_n : CMP w1,#6 +5670 clk cpu0 R cpsr 220003c5 +5671 clk cpu0 IS (5635) 0003ae7c:00001003ae7c_NS 54014f00 O EL1h_n : B.EQ 0x3d85c +5671 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 ALLOC 0x00001003ae80_NS +5671 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0ba1 ALLOC 0x00001003ae80_NS +5672 clk cpu0 IT (5636) 0003ae80:00001003ae80_NS 7100243f O EL1h_n : CMP w1,#9 +5672 clk cpu0 R cpsr 620003c5 +5673 clk cpu0 IT (5637) 0003ae84:00001003ae84_NS 54014ac0 O EL1h_n : B.EQ 0x3d7dc +5673 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5673 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5673 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +5673 clk cpu0 TTW ITLB LPAE 1:3 000070460078 000000001003c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001003c000 +5673 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x0003c000_NS EL1_n vmid=0:0x001003c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5673 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0003c000_NS EL1_n vmid=0:0x001003c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5673 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +5673 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +5673 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bf ALLOC 0x00001003d7c0_NS +5673 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15f1 ALLOC 0x00001003d7c0_NS +5674 clk cpu0 IT (5638) 0003d7dc:00001003d7dc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +5674 clk cpu0 MR8 03800710:000010800710_NS 00000000_00000001 +5674 clk cpu0 MR8 03800718:000010800718_NS 00000000_00000001 +5674 clk cpu0 R X0 0000000000000001 +5674 clk cpu0 R X1 0000000000000001 +5675 clk cpu0 IT (5639) 0003d7e0:00001003d7e0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +5675 clk cpu0 R SP_EL1 0000000003800810 +5676 clk cpu0 IT (5640) 0003d7e4:00001003d7e4_NS f100081f O EL1h_n : CMP x0,#2 +5676 clk cpu0 R cpsr 820003c5 +5677 clk cpu0 IS (5641) 0003d7e8:00001003d7e8_NS 540001ec O EL1h_n : B.GT 0x3d824 +5678 clk cpu0 IT (5642) 0003d7ec:00001003d7ec_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +5678 clk cpu0 MW8 03800800:000010800800_NS 00000000_00000000 +5678 clk cpu0 MW8 03800808:000010800808_NS 00000000_00300000 +5678 clk cpu0 R SP_EL1 0000000003800800 +5679 clk cpu0 IT (5643) 0003d7f0:00001003d7f0_NS d5384022 O EL1h_n : MRS x2,ELR_EL1 +5679 clk cpu0 R X2 00000000000A723C +5680 clk cpu0 IT (5644) 0003d7f4:00001003d7f4_NS d5384003 O EL1h_n : MRS x3,SPSR_el1 +5680 clk cpu0 R X3 00000000600003C0 +5681 clk cpu0 IT (5645) 0003d7f8:00001003d7f8_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +5681 clk cpu0 MW8 038007f0:0000108007f0_NS 00000000_000a723c +5681 clk cpu0 MW8 038007f8:0000108007f8_NS 00000000_600003c0 +5681 clk cpu0 R SP_EL1 00000000038007F0 +5682 clk cpu0 IT (5646) 0003d7fc:00001003d7fc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +5682 clk cpu0 MW8 038007e0:0000108007e0_NS 7fff7fff_7fff7fff +5682 clk cpu0 MW8 038007e8:0000108007e8_NS 00000000_01000094 +5682 clk cpu0 R SP_EL1 00000000038007E0 +5682 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x00001003d800_NS +5682 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1601 ALLOC 0x00001003d800_NS +5683 clk cpu0 IT (5647) 0003d800:00001003d800_NS a9bf3bed O EL1h_n : STP x13,x14,[sp,#-0x10]! +5683 clk cpu0 MW8 038007d0:0000108007d0_NS 00000000_0a2e7473 +5683 clk cpu0 MW8 038007d8:0000108007d8_NS 00000000_2e747300 +5683 clk cpu0 R SP_EL1 00000000038007D0 +5684 clk cpu0 IT (5648) 0003d804:00001003d804_NS 97ff4bd5 O EL1h_n : BL 0x10758 +5684 clk cpu0 R X30 000000000003D808 +5684 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003b ALLOC 0x000010010740_NS +5684 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01d1 ALLOC 0x000010010740_NS +5685 clk cpu0 IT (5649) 00010758:000010010758_NS a9bf7bfc O EL1h_n : STP x28,x30,[sp,#-0x10]! +5685 clk cpu0 MW8 038007c0:0000108007c0_NS ff7fff7f_ff7fff7f +5685 clk cpu0 MW8 038007c8:0000108007c8_NS 00000000_0003d808 +5685 clk cpu0 R SP_EL1 00000000038007C0 +5686 clk cpu0 IT (5650) 0001075c:00001001075c_NS d14403ff O EL1h_n : SUB sp,sp,#0x100,LSL #12 +5686 clk cpu0 R SP_EL1 00000000037007C0 +5687 clk cpu0 IT (5651) 00010760:000010010760_NS d10683ff O EL1h_n : SUB sp,sp,#0x1a0 +5687 clk cpu0 R SP_EL1 0000000003700620 +5688 clk cpu0 IT (5652) 00010764:000010010764_NS 914403e8 O EL1h_n : ADD x8,sp,#0x100,LSL #12 +5688 clk cpu0 R X8 0000000003800620 +5689 clk cpu0 IT (5653) 00010768:000010010768_NS 91067108 O EL1h_n : ADD x8,x8,#0x19c +5689 clk cpu0 R X8 00000000038007BC +5690 clk cpu0 IT (5654) 0001076c:00001001076c_NS 9105c3e9 O EL1h_n : ADD x9,sp,#0x170 +5690 clk cpu0 R X9 0000000003700790 +5691 clk cpu0 IT (5655) 00010770:000010010770_NS b000000a O EL1h_n : ADRP x10,0x11770 +5691 clk cpu0 R X10 0000000000011000 +5692 clk cpu0 IT (5656) 00010774:000010010774_NS 9108d14a O EL1h_n : ADD x10,x10,#0x234 +5692 clk cpu0 R X10 0000000000011234 +5693 clk cpu0 IT (5657) 00010778:000010010778_NS 5280270b O EL1h_n : MOV w11,#0x138 +5693 clk cpu0 R X11 0000000000000138 +5694 clk cpu0 IT (5658) 0001077c:00001001077c_NS d280002c O EL1h_n : MOV x12,#1 +5694 clk cpu0 R X12 0000000000000001 +5694 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003c ALLOC 0x000010010780_NS +5694 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e1 ALLOC 0x000010010780_NS +5695 clk cpu0 IT (5659) 00010780:000010010780_NS 5280000d O EL1h_n : MOV w13,#0 +5695 clk cpu0 R X13 0000000000000000 +5696 clk cpu0 IT (5660) 00010784:000010010784_NS 529e000e O EL1h_n : MOV w14,#0xf000 +5696 clk cpu0 R X14 000000000000F000 +5697 clk cpu0 IT (5661) 00010788:000010010788_NS 5280018f O EL1h_n : MOV w15,#0xc +5697 clk cpu0 R X15 000000000000000C +5698 clk cpu0 IT (5662) 0001078c:00001001078c_NS 5281e010 O EL1h_n : MOV w16,#0xf00 +5698 clk cpu0 R X16 0000000000000F00 +5699 clk cpu0 IT (5663) 00010790:000010010790_NS 52800111 O EL1h_n : MOV w17,#8 +5699 clk cpu0 R X17 0000000000000008 +5700 clk cpu0 IT (5664) 00010794:000010010794_NS 52800032 O EL1h_n : MOV w18,#1 +5700 clk cpu0 R X18 0000000000000001 +5701 clk cpu0 IT (5665) 00010798:000010010798_NS 90017fc1 O EL1h_n : ADRP x1,0x3008798 +5701 clk cpu0 R X1 0000000003008000 +5702 clk cpu0 IT (5666) 0001079c:00001001079c_NS 9114c021 O EL1h_n : ADD x1,x1,#0x530 +5702 clk cpu0 R X1 0000000003008530 +5703 clk cpu0 IT (5667) 000107a0:0000100107a0_NS d2800002 O EL1h_n : MOV x2,#0 +5703 clk cpu0 R X2 0000000000000000 +5704 clk cpu0 IT (5668) 000107a4:0000100107a4_NS b00180c3 O EL1h_n : ADRP x3,0x30297a4 +5704 clk cpu0 R X3 0000000003029000 +5705 clk cpu0 IT (5669) 000107a8:0000100107a8_NS 91144063 O EL1h_n : ADD x3,x3,#0x510 +5705 clk cpu0 R X3 0000000003029510 +5706 clk cpu0 IT (5670) 000107ac:0000100107ac_NS b00180c4 O EL1h_n : ADRP x4,0x30297ac +5706 clk cpu0 R X4 0000000003029000 +5707 clk cpu0 IT (5671) 000107b0:0000100107b0_NS 910fc084 O EL1h_n : ADD x4,x4,#0x3f0 +5707 clk cpu0 R X4 00000000030293F0 +5708 clk cpu0 IT (5672) 000107b4:0000100107b4_NS b9000100 O EL1h_n : STR w0,[x8,#0] +5708 clk cpu0 MW4 038007bc:0000108007bc_NS 00000001 +5709 clk cpu0 IT (5673) 000107b8:0000100107b8_NS f90063e8 O EL1h_n : STR x8,[sp,#0xc0] +5709 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5709 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5709 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +5709 clk cpu0 TTW DTLB LPAE 1:3 000070472e00 0000000000f00463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000f00000 +5709 clk cpu0 MW8 037006e0:000000f006e0_NS 00000000_038007bc +5709 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03700000_NS EL1_n vmid=0:0x0000f00000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5709 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03700000_NS EL1_n vmid=0:0x0000f00000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0170 ALLOC 0x000070472e00_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 CLEAN 0x0000108006c0_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 INVAL 0x0000108006c0_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 ALLOC 0x000000f006c0_NS +5709 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0037 DIRTY 0x000000f006c0_NS +5709 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b81 ALLOC 0x000070472e00_NS +5709 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01b2 ALLOC 0x0000108006c0_NS +5709 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f006c0_NS +5709 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f006c0_NS +5710 clk cpu0 IT (5674) 000107bc:0000100107bc_NS f9005fe9 O EL1h_n : STR x9,[sp,#0xb8] +5710 clk cpu0 MW8 037006d8:000000f006d8_NS 00000000_03700790 +5710 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003e ALLOC 0x0000100107c0_NS +5710 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01f0 ALLOC 0x0000100107c0_NS +5711 clk cpu0 IT (5675) 000107c0:0000100107c0_NS f9005bea O EL1h_n : STR x10,[sp,#0xb0] +5711 clk cpu0 MW8 037006d0:000000f006d0_NS 00000000_00011234 +5712 clk cpu0 IT (5676) 000107c4:0000100107c4_NS b900afeb O EL1h_n : STR w11,[sp,#0xac] +5712 clk cpu0 MW4 037006cc:000000f006cc_NS 00000138 +5713 clk cpu0 IT (5677) 000107c8:0000100107c8_NS f90053ec O EL1h_n : STR x12,[sp,#0xa0] +5713 clk cpu0 MW8 037006c0:000000f006c0_NS 00000000_00000001 +5714 clk cpu0 IT (5678) 000107cc:0000100107cc_NS b9009fed O EL1h_n : STR w13,[sp,#0x9c] +5714 clk cpu0 MW4 037006bc:000000f006bc_NS 00000000 +5714 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0035 ALLOC 0x000000f00680_NS +5714 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0035 DIRTY 0x000000f00680_NS +5714 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00680_NS +5714 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00680_NS +5715 clk cpu0 IT (5679) 000107d0:0000100107d0_NS b9009bee O EL1h_n : STR w14,[sp,#0x98] +5715 clk cpu0 MW4 037006b8:000000f006b8_NS 0000f000 +5716 clk cpu0 IT (5680) 000107d4:0000100107d4_NS b90097ef O EL1h_n : STR w15,[sp,#0x94] +5716 clk cpu0 MW4 037006b4:000000f006b4_NS 0000000c +5717 clk cpu0 IT (5681) 000107d8:0000100107d8_NS b90093f0 O EL1h_n : STR w16,[sp,#0x90] +5717 clk cpu0 MW4 037006b0:000000f006b0_NS 00000f00 +5718 clk cpu0 IT (5682) 000107dc:0000100107dc_NS b9008ff1 O EL1h_n : STR w17,[sp,#0x8c] +5718 clk cpu0 MW4 037006ac:000000f006ac_NS 00000008 +5719 clk cpu0 IT (5683) 000107e0:0000100107e0_NS b9008bf2 O EL1h_n : STR w18,[sp,#0x88] +5719 clk cpu0 MW4 037006a8:000000f006a8_NS 00000001 +5720 clk cpu0 IT (5684) 000107e4:0000100107e4_NS f90043e1 O EL1h_n : STR x1,[sp,#0x80] +5720 clk cpu0 MW8 037006a0:000000f006a0_NS 00000000_03008530 +5721 clk cpu0 IT (5685) 000107e8:0000100107e8_NS f9003fe2 O EL1h_n : STR x2,[sp,#0x78] +5721 clk cpu0 MW8 03700698:000000f00698_NS 00000000_00000000 +5722 clk cpu0 IT (5686) 000107ec:0000100107ec_NS f9003be3 O EL1h_n : STR x3,[sp,#0x70] +5722 clk cpu0 MW8 03700690:000000f00690_NS 00000000_03029510 +5723 clk cpu0 IT (5687) 000107f0:0000100107f0_NS f90037e4 O EL1h_n : STR x4,[sp,#0x68] +5723 clk cpu0 MW8 03700688:000000f00688_NS 00000000_030293f0 +5724 clk cpu0 IT (5688) 000107f4:0000100107f4_NS 94025a9b O EL1h_n : BL 0xa7260 +5724 clk cpu0 R X30 00000000000107F8 +5725 clk cpu0 IT (5689) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +5725 clk cpu0 R X0 0000000000000000 +5726 clk cpu0 IT (5690) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +5726 clk cpu0 R cpsr 820007c5 +5727 clk cpu0 IT (5691) 000107f8:0000100107f8_NS b9018be0 O EL1h_n : STR w0,[sp,#0x188] +5727 clk cpu0 MW4 037007a8:000000f007a8_NS 00000000 +5727 clk cpu0 R cpsr 820003c5 +5727 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d CLEAN 0x000010800780_NS +5727 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d INVAL 0x000010800780_NS +5727 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d ALLOC 0x000000f00780_NS +5727 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d DIRTY 0x000000f00780_NS +5727 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e2 ALLOC 0x000010800780_NS +5727 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00780_NS +5727 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00780_NS +5728 clk cpu0 IT (5692) 000107fc:0000100107fc_NS 94021f5c O EL1h_n : BL 0x9856c +5728 clk cpu0 R X30 0000000000010800 +5728 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002a INVAL 0x00001009c540_NS +5728 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002a ALLOC 0x000010098540_NS +5728 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0151 ALLOC 0x000010098540_NS +5729 clk cpu0 IT (5693) 0009856c:00001009856c_NS d0030be8 O EL1h_n : ADRP x8,0x621656c +5729 clk cpu0 R X8 0000000006216000 +5730 clk cpu0 IT (5694) 00098570:000010098570_NS b9404d00 O EL1h_n : LDR w0,[x8,#0x4c] +5730 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5730 clk cpu0 R X0 0000000000000001 +5731 clk cpu0 IT (5695) 00098574:000010098574_NS d65f03c0 O EL1h_n : RET +5731 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0040 ALLOC 0x000010010800_NS +5731 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0203 ALLOC 0x000010010800_NS +5732 clk cpu0 IT (5696) 00010800:000010010800_NS b90187e0 O EL1h_n : STR w0,[sp,#0x184] +5732 clk cpu0 MW4 037007a4:000000f007a4_NS 00000001 +5733 clk cpu0 IT (5697) 00010804:000010010804_NS f9405be8 O EL1h_n : LDR x8,[sp,#0xb0] +5733 clk cpu0 MR8 037006d0:000000f006d0_NS 00000000_00011234 +5733 clk cpu0 R X8 0000000000011234 +5734 clk cpu0 IT (5698) 00010808:000010010808_NS d63f0100 O EL1h_n : BLR x8 +5734 clk cpu0 R cpsr 82000bc5 +5734 clk cpu0 R X30 000000000001080C +5734 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0090 ALLOC 0x000010011200_NS +5734 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0480 ALLOC 0x000010011200_NS +5735 clk cpu0 IT (5699) 00011234:000010011234_NS d2a2c480 O EL1h_n : MOV x0,#0x16240000 +5735 clk cpu0 R cpsr 820003c5 +5735 clk cpu0 R X0 0000000016240000 +5736 clk cpu0 IT (5700) 00011238:000010011238_NS d65f03c0 O EL1h_n : RET +5737 clk cpu0 IT (5701) 0001080c:00001001080c_NS f9006fe0 O EL1h_n : STR x0,[sp,#0xd8] +5737 clk cpu0 MW8 037006f8:000000f006f8_NS 00000000_16240000 +5738 clk cpu0 IT (5702) 00010810:000010010810_NS b9418beb O EL1h_n : LDR w11,[sp,#0x188] +5738 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +5738 clk cpu0 R X11 0000000000000000 +5739 clk cpu0 IT (5703) 00010814:000010010814_NS 2a0b03e0 O EL1h_n : MOV w0,w11 +5739 clk cpu0 R X0 0000000000000000 +5740 clk cpu0 IT (5704) 00010818:000010010818_NS 94000270 O EL1h_n : BL 0x111d8 +5740 clk cpu0 R X30 000000000001081C +5740 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008e ALLOC 0x0000100111c0_NS +5740 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0470 ALLOC 0x0000100111c0_NS +5741 clk cpu0 IT (5705) 000111d8:0000100111d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +5741 clk cpu0 R SP_EL1 0000000003700600 +5742 clk cpu0 IT (5706) 000111dc:0000100111dc_NS f9000bfe O EL1h_n : STR x30,[sp,#0x10] +5742 clk cpu0 MW8 03700610:000000f00610_NS 00000000_0001081c +5742 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0031 ALLOC 0x000000f00600_NS +5742 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0031 DIRTY 0x000000f00600_NS +5742 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00600_NS +5742 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00600_NS +5743 clk cpu0 IT (5707) 000111e0:0000100111e0_NS 39003fe0 O EL1h_n : STRB w0,[sp,#0xf] +5743 clk cpu0 MW1 0370060f:000000f0060f_NS 00 +5744 clk cpu0 IT (5708) 000111e4:0000100111e4_NS 94000291 O EL1h_n : BL 0x11c28 +5744 clk cpu0 R X30 00000000000111E8 +5744 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e0 ALLOC 0x000010011c00_NS +5744 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0700 ALLOC 0x000010011c00_NS +5745 clk cpu0 IT (5709) 00011c28:000010011c28_NS d2a46008 O EL1h_n : MOV x8,#0x23000000 +5745 clk cpu0 R X8 0000000023000000 +5746 clk cpu0 IT (5710) 00011c2c:000010011c2c_NS 90018309 O EL1h_n : ADRP x9,0x3071c2c +5746 clk cpu0 R X9 0000000003071000 +5747 clk cpu0 IT (5711) 00011c30:000010011c30_NS 9124a129 O EL1h_n : ADD x9,x9,#0x928 +5747 clk cpu0 R X9 0000000003071928 +5748 clk cpu0 IT (5712) 00011c34:000010011c34_NS f9000128 O EL1h_n : STR x8,[x9,#0] +5748 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +5748 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +5748 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +5748 clk cpu0 TTW DTLB LPAE 1:3 0000704720e0 0000000000870463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000870000 +5748 clk cpu0 MW8 03071928:000000871928_NS 00000000_23000000 +5748 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03070000_NS EL1_n vmid=0:0x0000870000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5748 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03070000_NS EL1_n vmid=0:0x0000870000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0107 ALLOC 0x0000704720c0_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c9 ALLOC 0x000000871900_NS +5748 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00c9 DIRTY 0x000000871900_NS +5748 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0830 ALLOC 0x0000704720c0_NS +5748 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000871900_NS +5748 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000871900_NS +5749 clk cpu0 IT (5713) 00011c38:000010011c38_NS f9400120 O EL1h_n : LDR x0,[x9,#0] +5749 clk cpu0 MR8 03071928:000000871928_NS 00000000_23000000 +5749 clk cpu0 R X0 0000000023000000 +5750 clk cpu0 IT (5714) 00011c3c:000010011c3c_NS d65f03c0 O EL1h_n : RET +5751 clk cpu0 IT (5715) 000111e8:0000100111e8_NS 91400800 O EL1h_n : ADD x0,x0,#2,LSL #12 +5751 clk cpu0 R X0 0000000023002000 +5752 clk cpu0 IT (5716) 000111ec:0000100111ec_NS f9400bfe O EL1h_n : LDR x30,[sp,#0x10] +5752 clk cpu0 MR8 03700610:000000f00610_NS 00000000_0001081c +5752 clk cpu0 R X30 000000000001081C +5753 clk cpu0 IT (5717) 000111f0:0000100111f0_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +5753 clk cpu0 R SP_EL1 0000000003700620 +5754 clk cpu0 IT (5718) 000111f4:0000100111f4_NS d65f03c0 O EL1h_n : RET +5755 clk cpu0 IT (5719) 0001081c:00001001081c_NS f9006be0 O EL1h_n : STR x0,[sp,#0xd0] +5755 clk cpu0 MW8 037006f0:000000f006f0_NS 00000000_23002000 +5756 clk cpu0 IT (5720) 00010820:000010010820_NS b940afe0 O EL1h_n : LDR w0,[sp,#0xac] +5756 clk cpu0 MR4 037006cc:000000f006cc_NS 00000138 +5756 clk cpu0 R X0 0000000000000138 +5757 clk cpu0 IT (5721) 00010824:000010010824_NS 94021f7d O EL1h_n : BL 0x98618 +5757 clk cpu0 R X30 0000000000010828 +5757 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0031 INVAL 0x000010010600_NS +5757 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0031 ALLOC 0x000010098600_NS +5757 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0184 ALLOC 0x000010098600_NS +5758 clk cpu0 IT (5722) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +5758 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +5758 clk cpu0 R SP_EL1 0000000003700600 +5759 clk cpu0 IT (5723) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +5759 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +5759 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010828 +5760 clk cpu0 IT (5724) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +5760 clk cpu0 R X19 0000000000000138 +5761 clk cpu0 IT (5725) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +5761 clk cpu0 R X30 0000000000098628 +5762 clk cpu0 IT (5726) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +5762 clk cpu0 R X0 0000000000000000 +5763 clk cpu0 IT (5727) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +5763 clk cpu0 R cpsr 820007c5 +5764 clk cpu0 IT (5728) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +5764 clk cpu0 R cpsr 820003c5 +5765 clk cpu0 IT (5729) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +5765 clk cpu0 R X20 0000000000000000 +5766 clk cpu0 IS (5730) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +5767 clk cpu0 IT (5731) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +5767 clk cpu0 R X8 0000000000000000 +5768 clk cpu0 IT (5732) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +5768 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0032 INVAL 0x000010010640_NS +5768 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0032 ALLOC 0x000010098640_NS +5768 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0193 ALLOC 0x000010098640_NS +5769 clk cpu0 IT (5733) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +5769 clk cpu0 R X8 0000000003000000 +5770 clk cpu0 IT (5734) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +5770 clk cpu0 R X8 0000000003000268 +5771 clk cpu0 IT (5735) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +5771 clk cpu0 R X9 0000000000000C50 +5772 clk cpu0 IT (5736) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +5772 clk cpu0 R X8 0000000003000268 +5773 clk cpu0 IT (5737) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +5773 clk cpu0 MR8 030003a0:0000008003a0_NS 00000000_00000038 +5773 clk cpu0 R X19 0000000000000038 +5773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 001d ALLOC 0x000000800380_NS +5773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 00e0 ALLOC 0x000000800380_NS +5774 clk cpu0 IT (5738) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +5774 clk cpu0 R X8 000000000000BAAD +5775 clk cpu0 IT (5739) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +5775 clk cpu0 R X8 00000000900DBAAD +5776 clk cpu0 IT (5740) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +5776 clk cpu0 R cpsr 820003c5 +5777 clk cpu0 IT (5741) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +5777 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0035 ALLOC 0x000010098680_NS +5777 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01a1 ALLOC 0x000010098680_NS +5778 clk cpu0 IT (5742) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +5778 clk cpu0 R X0 0000000000000038 +5779 clk cpu0 IT (5743) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +5779 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +5779 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010828 +5779 clk cpu0 R X19 1818181818181818 +5779 clk cpu0 R X30 0000000000010828 +5780 clk cpu0 IT (5744) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +5780 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +5780 clk cpu0 R SP_EL1 0000000003700620 +5780 clk cpu0 R X20 001FFFFFFFFFFFFE +5781 clk cpu0 IT (5745) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +5782 clk cpu0 IT (5746) 00010828:000010010828_NS d352fc08 O EL1h_n : LSR x8,x0,#18 +5782 clk cpu0 R X8 0000000000000000 +5783 clk cpu0 IT (5747) 0001082c:00001001082c_NS f94053e9 O EL1h_n : LDR x9,[sp,#0xa0] +5783 clk cpu0 MR8 037006c0:000000f006c0_NS 00000000_00000001 +5783 clk cpu0 R X9 0000000000000001 +5784 clk cpu0 IT (5748) 00010830:000010010830_NS 8a090108 O EL1h_n : AND x8,x8,x9 +5784 clk cpu0 R X8 0000000000000000 +5785 clk cpu0 IT (5749) 00010834:000010010834_NS b900cfe8 O EL1h_n : STR w8,[sp,#0xcc] +5785 clk cpu0 MW4 037006ec:000000f006ec_NS 00000000 +5786 clk cpu0 IT (5750) 00010838:000010010838_NS b9409fe0 O EL1h_n : LDR w0,[sp,#0x9c] +5786 clk cpu0 MR4 037006bc:000000f006bc_NS 00000000 +5786 clk cpu0 R X0 0000000000000000 +5787 clk cpu0 IT (5751) 0001083c:00001001083c_NS b9409be1 O EL1h_n : LDR w1,[sp,#0x98] +5787 clk cpu0 MR4 037006b8:000000f006b8_NS 0000f000 +5787 clk cpu0 R X1 000000000000F000 +5787 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0042 ALLOC 0x000010010840_NS +5787 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0212 ALLOC 0x000010010840_NS +5788 clk cpu0 IT (5752) 00010840:000010010840_NS 94021fcb O EL1h_n : BL 0x9876c +5788 clk cpu0 R X30 0000000000010844 +5788 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003b INVAL 0x000010010740_NS +5788 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003b ALLOC 0x000010098740_NS +5788 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01d2 ALLOC 0x000010098740_NS +5789 clk cpu0 IT (5753) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +5789 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +5789 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010844 +5789 clk cpu0 R SP_EL1 0000000003700610 +5790 clk cpu0 IT (5754) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +5790 clk cpu0 R cpsr 620003c5 +5791 clk cpu0 IT (5755) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +5791 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003d ALLOC 0x000010098780_NS +5791 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e3 ALLOC 0x000010098780_NS +5792 clk cpu0 IT (5756) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +5792 clk cpu0 R X8 0000000006216000 +5793 clk cpu0 IT (5757) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +5793 clk cpu0 MR4 06216108:000015216108_NS 00030001 +5793 clk cpu0 R X19 0000000000030001 +5794 clk cpu0 IT (5758) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +5795 clk cpu0 IT (5759) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +5795 clk cpu0 R X0 0000000000030001 +5796 clk cpu0 IT (5760) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +5796 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +5796 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010844 +5796 clk cpu0 R SP_EL1 0000000003700620 +5796 clk cpu0 R X19 1818181818181818 +5796 clk cpu0 R X30 0000000000010844 +5797 clk cpu0 IT (5761) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +5798 clk cpu0 IT (5762) 00010844:000010010844_NS b9016fe0 O EL1h_n : STR w0,[sp,#0x16c] +5798 clk cpu0 MW4 0370078c:000000f0078c_NS 00030001 +5799 clk cpu0 IT (5763) 00010848:000010010848_NS b9416fe8 O EL1h_n : LDR w8,[sp,#0x16c] +5799 clk cpu0 MR4 0370078c:000000f0078c_NS 00030001 +5799 clk cpu0 R X8 0000000000030001 +5800 clk cpu0 IT (5764) 0001084c:00001001084c_NS b9409beb O EL1h_n : LDR w11,[sp,#0x98] +5800 clk cpu0 MR4 037006b8:000000f006b8_NS 0000f000 +5800 clk cpu0 R X11 000000000000F000 +5801 clk cpu0 IT (5765) 00010850:000010010850_NS 0a0b0108 O EL1h_n : AND w8,w8,w11 +5801 clk cpu0 R X8 0000000000000000 +5802 clk cpu0 IT (5766) 00010854:000010010854_NS b94097ed O EL1h_n : LDR w13,[sp,#0x94] +5802 clk cpu0 MR4 037006b4:000000f006b4_NS 0000000c +5802 clk cpu0 R X13 000000000000000C +5803 clk cpu0 IT (5767) 00010858:000010010858_NS 1acd2508 O EL1h_n : LSR w8,w8,w13 +5803 clk cpu0 R X8 0000000000000000 +5804 clk cpu0 IT (5768) 0001085c:00001001085c_NS 2a0803e9 O EL1h_n : MOV w9,w8 +5804 clk cpu0 R X9 0000000000000000 +5805 clk cpu0 IT (5769) 00010860:000010010860_NS d3407d29 O EL1h_n : UBFX x9,x9,#0,#32 +5805 clk cpu0 R X9 0000000000000000 +5806 clk cpu0 IT (5770) 00010864:000010010864_NS f9405fea O EL1h_n : LDR x10,[sp,#0xb8] +5806 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +5806 clk cpu0 R X10 0000000003700790 +5807 clk cpu0 IT (5771) 00010868:000010010868_NS f9000549 O EL1h_n : STR x9,[x10,#8] +5807 clk cpu0 MW8 03700798:000000f00798_NS 00000000_00000000 +5808 clk cpu0 IT (5772) 0001086c:00001001086c_NS b9416fe8 O EL1h_n : LDR w8,[sp,#0x16c] +5808 clk cpu0 MR4 0370078c:000000f0078c_NS 00030001 +5808 clk cpu0 R X8 0000000000030001 +5809 clk cpu0 IT (5773) 00010870:000010010870_NS b94093ee O EL1h_n : LDR w14,[sp,#0x90] +5809 clk cpu0 MR4 037006b0:000000f006b0_NS 00000f00 +5809 clk cpu0 R X14 0000000000000F00 +5810 clk cpu0 IT (5774) 00010874:000010010874_NS 0a0e0108 O EL1h_n : AND w8,w8,w14 +5810 clk cpu0 R X8 0000000000000000 +5811 clk cpu0 IT (5775) 00010878:000010010878_NS b9408fef O EL1h_n : LDR w15,[sp,#0x8c] +5811 clk cpu0 MR4 037006ac:000000f006ac_NS 00000008 +5811 clk cpu0 R X15 0000000000000008 +5812 clk cpu0 IT (5776) 0001087c:00001001087c_NS 1acf2508 O EL1h_n : LSR w8,w8,w15 +5812 clk cpu0 R X8 0000000000000000 +5812 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0044 ALLOC 0x000010010880_NS +5812 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0222 ALLOC 0x000010010880_NS +5813 clk cpu0 IT (5777) 00010880:000010010880_NS b9408bf0 O EL1h_n : LDR w16,[sp,#0x88] +5813 clk cpu0 MR4 037006a8:000000f006a8_NS 00000001 +5813 clk cpu0 R X16 0000000000000001 +5814 clk cpu0 IT (5778) 00010884:000010010884_NS 0a280208 O EL1h_n : BIC w8,w16,w8 +5814 clk cpu0 R X8 0000000000000001 +5815 clk cpu0 IT (5779) 00010888:000010010888_NS 2a0803e9 O EL1h_n : MOV w9,w8 +5815 clk cpu0 R X9 0000000000000001 +5816 clk cpu0 IT (5780) 0001088c:00001001088c_NS d3407d29 O EL1h_n : UBFX x9,x9,#0,#32 +5816 clk cpu0 R X9 0000000000000001 +5817 clk cpu0 IT (5781) 00010890:000010010890_NS f9000149 O EL1h_n : STR x9,[x10,#0] +5817 clk cpu0 MW8 03700790:000000f00790_NS 00000000_00000001 +5818 clk cpu0 IT (5782) 00010894:000010010894_NS 940002c0 O EL1h_n : BL 0x11394 +5818 clk cpu0 R X30 0000000000010898 +5818 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009c INVAL 0x00001009d380 +5818 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009c ALLOC 0x000010011380_NS +5818 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04e0 ALLOC 0x000010011380_NS +5819 clk cpu0 IT (5783) 00011394:000010011394_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +5819 clk cpu0 R SP_EL1 0000000003700590 +5820 clk cpu0 IT (5784) 00011398:000010011398_NS f90043fe O EL1h_n : STR x30,[sp,#0x80] +5820 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00010898 +5821 clk cpu0 IT (5785) 0001139c:00001001139c_NS d2800068 O EL1h_n : MOV x8,#3 +5821 clk cpu0 R X8 0000000000000003 +5822 clk cpu0 IT (5786) 000113a0:0000100113a0_NS 52811009 O EL1h_n : MOV w9,#0x880 +5822 clk cpu0 R X9 0000000000000880 +5823 clk cpu0 IT (5787) 000113a4:0000100113a4_NS d28001ea O EL1h_n : MOV x10,#0xf +5823 clk cpu0 R X10 000000000000000F +5824 clk cpu0 IT (5788) 000113a8:0000100113a8_NS 52802700 O EL1h_n : MOV w0,#0x138 +5824 clk cpu0 R X0 0000000000000138 +5825 clk cpu0 IT (5789) 000113ac:0000100113ac_NS d280002b O EL1h_n : MOV x11,#1 +5825 clk cpu0 R X11 0000000000000001 +5826 clk cpu0 IT (5790) 000113b0:0000100113b0_NS 5280000c O EL1h_n : MOV w12,#0 +5826 clk cpu0 R X12 0000000000000000 +5827 clk cpu0 IT (5791) 000113b4:0000100113b4_NS 529e000d O EL1h_n : MOV w13,#0xf000 +5827 clk cpu0 R X13 000000000000F000 +5828 clk cpu0 IT (5792) 000113b8:0000100113b8_NS 5280018e O EL1h_n : MOV w14,#0xc +5828 clk cpu0 R X14 000000000000000C +5829 clk cpu0 IT (5793) 000113bc:0000100113bc_NS 5280002f O EL1h_n : MOV w15,#1 +5829 clk cpu0 R X15 0000000000000001 +5829 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009f INVAL 0x00001009d3c0_NS +5829 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009f ALLOC 0x0000100113c0_NS +5829 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04f0 ALLOC 0x0000100113c0_NS +5830 clk cpu0 IT (5794) 000113c0:0000100113c0_NS f00001c1 O EL1h_n : ADRP x1,0x4c3c0 +5830 clk cpu0 R X1 000000000004C000 +5831 clk cpu0 IT (5795) 000113c4:0000100113c4_NS 91332421 O EL1h_n : ADD x1,x1,#0xcc9 +5831 clk cpu0 R X1 000000000004CCC9 +5832 clk cpu0 IT (5796) 000113c8:0000100113c8_NS 5281e010 O EL1h_n : MOV w16,#0xf00 +5832 clk cpu0 R X16 0000000000000F00 +5833 clk cpu0 IT (5797) 000113cc:0000100113cc_NS 52800111 O EL1h_n : MOV w17,#8 +5833 clk cpu0 R X17 0000000000000008 +5834 clk cpu0 IT (5798) 000113d0:0000100113d0_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +5834 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +5834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002f ALLOC 0x000000f005c0_NS +5834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002f DIRTY 0x000000f005c0_NS +5834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f005c0_NS +5834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f005c0_NS +5835 clk cpu0 IT (5799) 000113d4:0000100113d4_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +5835 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +5836 clk cpu0 IT (5800) 000113d8:0000100113d8_NS b90043e0 O EL1h_n : STR w0,[sp,#0x40] +5836 clk cpu0 MW4 037005d0:000000f005d0_NS 00000138 +5837 clk cpu0 IT (5801) 000113dc:0000100113dc_NS 2a0903e0 O EL1h_n : MOV w0,w9 +5837 clk cpu0 R X0 0000000000000880 +5838 clk cpu0 IT (5802) 000113e0:0000100113e0_NS b9003fe9 O EL1h_n : STR w9,[sp,#0x3c] +5838 clk cpu0 MW4 037005cc:000000f005cc_NS 00000880 +5839 clk cpu0 IT (5803) 000113e4:0000100113e4_NS f9001bea O EL1h_n : STR x10,[sp,#0x30] +5839 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_0000000f +5840 clk cpu0 IT (5804) 000113e8:0000100113e8_NS f90017eb O EL1h_n : STR x11,[sp,#0x28] +5840 clk cpu0 MW8 037005b8:000000f005b8_NS 00000000_00000001 +5840 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002d ALLOC 0x000000f00580_NS +5840 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002d DIRTY 0x000000f00580_NS +5840 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00580_NS +5840 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00580_NS +5841 clk cpu0 IT (5805) 000113ec:0000100113ec_NS b90027ec O EL1h_n : STR w12,[sp,#0x24] +5841 clk cpu0 MW4 037005b4:000000f005b4_NS 00000000 +5842 clk cpu0 IT (5806) 000113f0:0000100113f0_NS b90023ed O EL1h_n : STR w13,[sp,#0x20] +5842 clk cpu0 MW4 037005b0:000000f005b0_NS 0000f000 +5843 clk cpu0 IT (5807) 000113f4:0000100113f4_NS b9001fee O EL1h_n : STR w14,[sp,#0x1c] +5843 clk cpu0 MW4 037005ac:000000f005ac_NS 0000000c +5844 clk cpu0 IT (5808) 000113f8:0000100113f8_NS b9001bef O EL1h_n : STR w15,[sp,#0x18] +5844 clk cpu0 MW4 037005a8:000000f005a8_NS 00000001 +5845 clk cpu0 IT (5809) 000113fc:0000100113fc_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +5845 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_0004ccc9 +5845 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a0 INVAL 0x00001009d400 +5845 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a0 ALLOC 0x000010011400_NS +5845 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0500 ALLOC 0x000010011400_NS +5846 clk cpu0 IT (5810) 00011400:000010011400_NS b9000ff0 O EL1h_n : STR w16,[sp,#0xc] +5846 clk cpu0 MW4 0370059c:000000f0059c_NS 00000f00 +5847 clk cpu0 IT (5811) 00011404:000010011404_NS b9000bf1 O EL1h_n : STR w17,[sp,#8] +5847 clk cpu0 MW4 03700598:000000f00598_NS 00000008 +5848 clk cpu0 IT (5812) 00011408:000010011408_NS 94021c84 O EL1h_n : BL 0x98618 +5848 clk cpu0 R X30 000000000001140C +5849 clk cpu0 IT (5813) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +5849 clk cpu0 MW8 03700570:000000f00570_NS 001fffff_fffffffe +5849 clk cpu0 R SP_EL1 0000000003700570 +5849 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002b ALLOC 0x000000f00540_NS +5849 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 002b DIRTY 0x000000f00540_NS +5849 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00540_NS +5849 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00540_NS +5850 clk cpu0 IT (5814) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +5850 clk cpu0 MW8 03700580:000000f00580_NS 18181818_18181818 +5850 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001140c +5851 clk cpu0 IT (5815) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +5851 clk cpu0 R X19 0000000000000880 +5852 clk cpu0 IT (5816) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +5852 clk cpu0 R X30 0000000000098628 +5853 clk cpu0 IT (5817) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +5853 clk cpu0 R X0 0000000000000000 +5854 clk cpu0 IT (5818) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +5854 clk cpu0 R cpsr 620007c5 +5855 clk cpu0 IT (5819) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +5855 clk cpu0 R cpsr 820003c5 +5856 clk cpu0 IT (5820) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +5856 clk cpu0 R X20 0000000000000000 +5857 clk cpu0 IS (5821) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +5858 clk cpu0 IT (5822) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +5858 clk cpu0 R X8 0000000000000000 +5859 clk cpu0 IT (5823) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +5860 clk cpu0 IT (5824) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +5860 clk cpu0 R X8 0000000003000000 +5861 clk cpu0 IT (5825) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +5861 clk cpu0 R X8 0000000003000268 +5862 clk cpu0 IT (5826) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +5862 clk cpu0 R X9 0000000000000C50 +5863 clk cpu0 IT (5827) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +5863 clk cpu0 R X8 0000000003000268 +5864 clk cpu0 IT (5828) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +5864 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +5864 clk cpu0 R X19 1201211123111112 +5865 clk cpu0 IT (5829) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +5865 clk cpu0 R X8 000000000000BAAD +5866 clk cpu0 IT (5830) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +5866 clk cpu0 R X8 00000000900DBAAD +5867 clk cpu0 IT (5831) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +5867 clk cpu0 R cpsr 220003c5 +5868 clk cpu0 IT (5832) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +5869 clk cpu0 IT (5833) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +5869 clk cpu0 R X0 1201211123111112 +5870 clk cpu0 IT (5834) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +5870 clk cpu0 MR8 03700580:000000f00580_NS 18181818_18181818 +5870 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001140c +5870 clk cpu0 R X19 1818181818181818 +5870 clk cpu0 R X30 000000000001140C +5871 clk cpu0 IT (5835) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +5871 clk cpu0 MR8 03700570:000000f00570_NS 001fffff_fffffffe +5871 clk cpu0 R SP_EL1 0000000003700590 +5871 clk cpu0 R X20 001FFFFFFFFFFFFE +5872 clk cpu0 IT (5836) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +5873 clk cpu0 IT (5837) 0001140c:00001001140c_NS d34cfc08 O EL1h_n : LSR x8,x0,#12 +5873 clk cpu0 R X8 0001201211123111 +5874 clk cpu0 IT (5838) 00011410:000010011410_NS f9401bea O EL1h_n : LDR x10,[sp,#0x30] +5874 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +5874 clk cpu0 R X10 000000000000000F +5875 clk cpu0 IT (5839) 00011414:000010011414_NS 8a0a0108 O EL1h_n : AND x8,x8,x10 +5875 clk cpu0 R X8 0000000000000001 +5876 clk cpu0 IT (5840) 00011418:000010011418_NS b9007fe8 O EL1h_n : STR w8,[sp,#0x7c] +5876 clk cpu0 MW4 0370060c:000000f0060c_NS 00000001 +5877 clk cpu0 IT (5841) 0001141c:00001001141c_NS b9403fe0 O EL1h_n : LDR w0,[sp,#0x3c] +5877 clk cpu0 MR4 037005cc:000000f005cc_NS 00000880 +5877 clk cpu0 R X0 0000000000000880 +5878 clk cpu0 IT (5842) 00011420:000010011420_NS 94021c7e O EL1h_n : BL 0x98618 +5878 clk cpu0 R X30 0000000000011424 +5879 clk cpu0 IT (5843) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +5879 clk cpu0 MW8 03700570:000000f00570_NS 001fffff_fffffffe +5879 clk cpu0 R SP_EL1 0000000003700570 +5880 clk cpu0 IT (5844) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +5880 clk cpu0 MW8 03700580:000000f00580_NS 18181818_18181818 +5880 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011424 +5881 clk cpu0 IT (5845) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +5881 clk cpu0 R X19 0000000000000880 +5882 clk cpu0 IT (5846) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +5882 clk cpu0 R X30 0000000000098628 +5883 clk cpu0 IT (5847) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +5883 clk cpu0 R X0 0000000000000000 +5884 clk cpu0 IT (5848) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +5884 clk cpu0 R cpsr 220007c5 +5885 clk cpu0 IT (5849) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +5885 clk cpu0 R cpsr 820003c5 +5886 clk cpu0 IT (5850) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +5886 clk cpu0 R X20 0000000000000000 +5887 clk cpu0 IS (5851) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +5888 clk cpu0 IT (5852) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +5888 clk cpu0 R X8 0000000000000000 +5889 clk cpu0 IT (5853) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +5890 clk cpu0 IT (5854) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +5890 clk cpu0 R X8 0000000003000000 +5891 clk cpu0 IT (5855) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +5891 clk cpu0 R X8 0000000003000268 +5892 clk cpu0 IT (5856) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +5892 clk cpu0 R X9 0000000000000C50 +5893 clk cpu0 IT (5857) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +5893 clk cpu0 R X8 0000000003000268 +5894 clk cpu0 IT (5858) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +5894 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +5894 clk cpu0 R X19 1201211123111112 +5895 clk cpu0 IT (5859) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +5895 clk cpu0 R X8 000000000000BAAD +5896 clk cpu0 IT (5860) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +5896 clk cpu0 R X8 00000000900DBAAD +5897 clk cpu0 IT (5861) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +5897 clk cpu0 R cpsr 220003c5 +5898 clk cpu0 IT (5862) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +5899 clk cpu0 IT (5863) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +5899 clk cpu0 R X0 1201211123111112 +5900 clk cpu0 IT (5864) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +5900 clk cpu0 MR8 03700580:000000f00580_NS 18181818_18181818 +5900 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011424 +5900 clk cpu0 R X19 1818181818181818 +5900 clk cpu0 R X30 0000000000011424 +5901 clk cpu0 IT (5865) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +5901 clk cpu0 MR8 03700570:000000f00570_NS 001fffff_fffffffe +5901 clk cpu0 R SP_EL1 0000000003700590 +5901 clk cpu0 R X20 001FFFFFFFFFFFFE +5902 clk cpu0 IT (5866) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +5903 clk cpu0 IT (5867) 00011424:000010011424_NS d348fc0a O EL1h_n : LSR x10,x0,#8 +5903 clk cpu0 R X10 0012012111231111 +5904 clk cpu0 IT (5868) 00011428:000010011428_NS f9401beb O EL1h_n : LDR x11,[sp,#0x30] +5904 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +5904 clk cpu0 R X11 000000000000000F +5905 clk cpu0 IT (5869) 0001142c:00001001142c_NS 8a0b014a O EL1h_n : AND x10,x10,x11 +5905 clk cpu0 R X10 0000000000000001 +5906 clk cpu0 IT (5870) 00011430:000010011430_NS b9007bea O EL1h_n : STR w10,[sp,#0x78] +5906 clk cpu0 MW4 03700608:000000f00608_NS 00000001 +5907 clk cpu0 IT (5871) 00011434:000010011434_NS b94043e0 O EL1h_n : LDR w0,[sp,#0x40] +5907 clk cpu0 MR4 037005d0:000000f005d0_NS 00000138 +5907 clk cpu0 R X0 0000000000000138 +5908 clk cpu0 IT (5872) 00011438:000010011438_NS 94021c78 O EL1h_n : BL 0x98618 +5908 clk cpu0 R X30 000000000001143C +5909 clk cpu0 IT (5873) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +5909 clk cpu0 MW8 03700570:000000f00570_NS 001fffff_fffffffe +5909 clk cpu0 R SP_EL1 0000000003700570 +5910 clk cpu0 IT (5874) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +5910 clk cpu0 MW8 03700580:000000f00580_NS 18181818_18181818 +5910 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001143c +5911 clk cpu0 IT (5875) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +5911 clk cpu0 R X19 0000000000000138 +5912 clk cpu0 IT (5876) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +5912 clk cpu0 R X30 0000000000098628 +5913 clk cpu0 IT (5877) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +5913 clk cpu0 R X0 0000000000000000 +5914 clk cpu0 IT (5878) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +5914 clk cpu0 R cpsr 220007c5 +5915 clk cpu0 IT (5879) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +5915 clk cpu0 R cpsr 820003c5 +5916 clk cpu0 IT (5880) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +5916 clk cpu0 R X20 0000000000000000 +5917 clk cpu0 IS (5881) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +5918 clk cpu0 IT (5882) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +5918 clk cpu0 R X8 0000000000000000 +5919 clk cpu0 IT (5883) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +5920 clk cpu0 IT (5884) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +5920 clk cpu0 R X8 0000000003000000 +5921 clk cpu0 IT (5885) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +5921 clk cpu0 R X8 0000000003000268 +5922 clk cpu0 IT (5886) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +5922 clk cpu0 R X9 0000000000000C50 +5923 clk cpu0 IT (5887) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +5923 clk cpu0 R X8 0000000003000268 +5924 clk cpu0 IT (5888) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +5924 clk cpu0 MR8 030003a0:0000008003a0_NS 00000000_00000038 +5924 clk cpu0 R X19 0000000000000038 +5925 clk cpu0 IT (5889) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +5925 clk cpu0 R X8 000000000000BAAD +5926 clk cpu0 IT (5890) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +5926 clk cpu0 R X8 00000000900DBAAD +5927 clk cpu0 IT (5891) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +5927 clk cpu0 R cpsr 820003c5 +5928 clk cpu0 IT (5892) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +5929 clk cpu0 IT (5893) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +5929 clk cpu0 R X0 0000000000000038 +5930 clk cpu0 IT (5894) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +5930 clk cpu0 MR8 03700580:000000f00580_NS 18181818_18181818 +5930 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001143c +5930 clk cpu0 R X19 1818181818181818 +5930 clk cpu0 R X30 000000000001143C +5931 clk cpu0 IT (5895) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +5931 clk cpu0 MR8 03700570:000000f00570_NS 001fffff_fffffffe +5931 clk cpu0 R SP_EL1 0000000003700590 +5931 clk cpu0 R X20 001FFFFFFFFFFFFE +5932 clk cpu0 IT (5896) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +5933 clk cpu0 IT (5897) 0001143c:00001001143c_NS d352fc0b O EL1h_n : LSR x11,x0,#18 +5933 clk cpu0 R X11 0000000000000000 +5933 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a3 INVAL 0x00001009d440_NS +5933 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a3 ALLOC 0x000010011440_NS +5933 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0510 ALLOC 0x000010011440_NS +5934 clk cpu0 IT (5898) 00011440:000010011440_NS f94017f2 O EL1h_n : LDR x18,[sp,#0x28] +5934 clk cpu0 MR8 037005b8:000000f005b8_NS 00000000_00000001 +5934 clk cpu0 R X18 0000000000000001 +5935 clk cpu0 IT (5899) 00011444:000010011444_NS 8a12016b O EL1h_n : AND x11,x11,x18 +5935 clk cpu0 R X11 0000000000000000 +5936 clk cpu0 IT (5900) 00011448:000010011448_NS b90077eb O EL1h_n : STR w11,[sp,#0x74] +5936 clk cpu0 MW4 03700604:000000f00604_NS 00000000 +5937 clk cpu0 IT (5901) 0001144c:00001001144c_NS b94027e0 O EL1h_n : LDR w0,[sp,#0x24] +5937 clk cpu0 MR4 037005b4:000000f005b4_NS 00000000 +5937 clk cpu0 R X0 0000000000000000 +5938 clk cpu0 IT (5902) 00011450:000010011450_NS b94023e1 O EL1h_n : LDR w1,[sp,#0x20] +5938 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +5938 clk cpu0 R X1 000000000000F000 +5939 clk cpu0 IT (5903) 00011454:000010011454_NS 94021cc6 O EL1h_n : BL 0x9876c +5939 clk cpu0 R X30 0000000000011458 +5940 clk cpu0 IT (5904) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +5940 clk cpu0 MW8 03700580:000000f00580_NS 18181818_18181818 +5940 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011458 +5940 clk cpu0 R SP_EL1 0000000003700580 +5941 clk cpu0 IT (5905) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +5941 clk cpu0 R cpsr 620003c5 +5942 clk cpu0 IT (5906) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +5943 clk cpu0 IT (5907) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +5943 clk cpu0 R X8 0000000006216000 +5944 clk cpu0 IT (5908) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +5944 clk cpu0 MR4 06216108:000015216108_NS 00030001 +5944 clk cpu0 R X19 0000000000030001 +5945 clk cpu0 IT (5909) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +5946 clk cpu0 IT (5910) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +5946 clk cpu0 R X0 0000000000030001 +5947 clk cpu0 IT (5911) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +5947 clk cpu0 MR8 03700580:000000f00580_NS 18181818_18181818 +5947 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011458 +5947 clk cpu0 R SP_EL1 0000000003700590 +5947 clk cpu0 R X19 1818181818181818 +5947 clk cpu0 R X30 0000000000011458 +5948 clk cpu0 IT (5912) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +5949 clk cpu0 IT (5913) 00011458:000010011458_NS b90047e0 O EL1h_n : STR w0,[sp,#0x44] +5949 clk cpu0 MW4 037005d4:000000f005d4_NS 00030001 +5950 clk cpu0 IT (5914) 0001145c:00001001145c_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +5950 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +5950 clk cpu0 R X8 0000000000030001 +5951 clk cpu0 IT (5915) 00011460:000010011460_NS b94023e9 O EL1h_n : LDR w9,[sp,#0x20] +5951 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +5951 clk cpu0 R X9 000000000000F000 +5952 clk cpu0 IT (5916) 00011464:000010011464_NS 0a090108 O EL1h_n : AND w8,w8,w9 +5952 clk cpu0 R X8 0000000000000000 +5953 clk cpu0 IT (5917) 00011468:000010011468_NS b9401fea O EL1h_n : LDR w10,[sp,#0x1c] +5953 clk cpu0 MR4 037005ac:000000f005ac_NS 0000000c +5953 clk cpu0 R X10 000000000000000C +5954 clk cpu0 IT (5918) 0001146c:00001001146c_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +5954 clk cpu0 R X8 0000000000000000 +5955 clk cpu0 IT (5919) 00011470:000010011470_NS 2a0803f2 O EL1h_n : MOV w18,w8 +5955 clk cpu0 R X18 0000000000000000 +5956 clk cpu0 IT (5920) 00011474:000010011474_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +5956 clk cpu0 R X18 0000000000000000 +5957 clk cpu0 IT (5921) 00011478:000010011478_NS f90037f2 O EL1h_n : STR x18,[sp,#0x68] +5957 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +5958 clk cpu0 IT (5922) 0001147c:00001001147c_NS b94047e2 O EL1h_n : LDR w2,[sp,#0x44] +5958 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +5958 clk cpu0 R X2 0000000000030001 +5958 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a4 ALLOC 0x000010011480_NS +5958 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0520 ALLOC 0x000010011480_NS +5959 clk cpu0 IT (5923) 00011480:000010011480_NS f94037e3 O EL1h_n : LDR x3,[sp,#0x68] +5959 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +5959 clk cpu0 R X3 0000000000000000 +5960 clk cpu0 IT (5924) 00011484:000010011484_NS b9401be0 O EL1h_n : LDR w0,[sp,#0x18] +5960 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +5960 clk cpu0 R X0 0000000000000001 +5961 clk cpu0 IT (5925) 00011488:000010011488_NS f9400be1 O EL1h_n : LDR x1,[sp,#0x10] +5961 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_0004ccc9 +5961 clk cpu0 R X1 000000000004CCC9 +5962 clk cpu0 IT (5926) 0001148c:00001001148c_NS 94022c10 O EL1h_n : BL 0x9c4cc +5962 clk cpu0 R X30 0000000000011490 +5963 clk cpu0 IT (5927) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +5963 clk cpu0 R SP_EL1 0000000003700500 +5964 clk cpu0 IT (5928) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +5964 clk cpu0 R X8 0000000006216000 +5965 clk cpu0 IT (5929) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +5965 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +5965 clk cpu0 R X8 0000000000000003 +5966 clk cpu0 IT (5930) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +5966 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00f00000 +5966 clk cpu0 MW8 03700578:000000f00578_NS 001fffff_fffffffe +5967 clk cpu0 IT (5931) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +5967 clk cpu0 MW8 03700580:000000f00580_NS 18181818_18181818 +5967 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011490 +5968 clk cpu0 IT (5932) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +5968 clk cpu0 MW8 03700500:000000f00500_NS 00000000_00030001 +5968 clk cpu0 MW8 03700508:000000f00508_NS 00000000_00000000 +5968 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0028 ALLOC 0x000000f00500_NS +5968 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0028 DIRTY 0x000000f00500_NS +5968 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00500_NS +5968 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00500_NS +5969 clk cpu0 IT (5933) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +5969 clk cpu0 R cpsr 220003c5 +5970 clk cpu0 IT (5934) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +5970 clk cpu0 MW8 03700510:000000f00510_NS 00000000_030293f0 +5970 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000fffe0 +5971 clk cpu0 IT (5935) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +5971 clk cpu0 MW8 03700520:000000f00520_NS e7ffe7ff_e7ffe7ff +5971 clk cpu0 MW8 03700528:000000f00528_NS 0001ffff_fe000000 +5972 clk cpu0 IT (5936) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +5972 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00000000 +5972 clk cpu0 MW8 03700568:000000f00568_NS 00000000_00000000 +5973 clk cpu0 IT (5937) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +5973 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +5973 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000000 +5974 clk cpu0 IS (5938) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +5975 clk cpu0 IT (5939) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +5975 clk cpu0 R X20 0000000003008000 +5976 clk cpu0 IT (5940) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +5976 clk cpu0 R X20 0000000003008528 +5977 clk cpu0 IT (5941) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +5977 clk cpu0 R X0 0000000003008528 +5978 clk cpu0 IT (5942) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +5978 clk cpu0 R X19 000000000004CCC9 +5979 clk cpu0 IT (5943) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +5979 clk cpu0 R X30 000000000009C510 +5980 clk cpu0 IT (5944) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +5980 clk cpu0 R X8 0000000006216000 +5981 clk cpu0 IT (5945) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +5981 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +5981 clk cpu0 R X8 0000000000000001 +5982 clk cpu0 IT (5946) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +5982 clk cpu0 R cpsr 820003c5 +5983 clk cpu0 IT (5947) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +5984 clk cpu0 IT (5948) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +5985 clk cpu0 IT (5949) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +5985 clk cpu0 R X9 0000000003700500 +5986 clk cpu0 IT (5950) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +5986 clk cpu0 R X8 00000000FFFFFFD0 +5987 clk cpu0 IT (5951) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +5987 clk cpu0 R X10 0000000003700590 +5988 clk cpu0 IT (5952) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +5988 clk cpu0 R X9 0000000003700530 +5989 clk cpu0 IT (5953) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +5989 clk cpu0 R X0 0000000000000000 +5990 clk cpu0 IT (5954) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +5990 clk cpu0 R X1 0000000000000000 +5991 clk cpu0 IT (5955) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +5991 clk cpu0 R X2 0000000000000000 +5992 clk cpu0 IT (5956) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +5992 clk cpu0 MW8 03700568:000000f00568_NS 00000000_ffffffd0 +5993 clk cpu0 IT (5957) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +5993 clk cpu0 MW8 03700550:000000f00550_NS 00000000_03700590 +5993 clk cpu0 MW8 03700558:000000f00558_NS 00000000_03700530 +5994 clk cpu0 IT (5958) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +5995 clk cpu0 IT (5959) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +5995 clk cpu0 MR8 03700558:000000f00558_NS 00000000_03700530 +5995 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00000000 +5995 clk cpu0 R X8 0000000000000000 +5995 clk cpu0 R X10 0000000003700530 +5996 clk cpu0 IT (5960) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +5996 clk cpu0 MR8 03700550:000000f00550_NS 00000000_03700590 +5996 clk cpu0 R X9 0000000003700590 +5996 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002b INVAL 0x000010040540_NS +5996 clk cpu0 CACHE cpu.cpu0.l1icache LINE 002b ALLOC 0x00001009c540_NS +5997 clk cpu0 IT (5961) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +5997 clk cpu0 MR8 03700568:000000f00568_NS 00000000_ffffffd0 +5997 clk cpu0 R X11 00000000FFFFFFD0 +5998 clk cpu0 IT (5962) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +5998 clk cpu0 R X21 0000000000000000 +5999 clk cpu0 IT (5963) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +5999 clk cpu0 R X1 0000000003700530 +6000 clk cpu0 IT (5964) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +6000 clk cpu0 R X0 000000000004CCC9 +6001 clk cpu0 IT (5965) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +6001 clk cpu0 MW8 03700538:000000f00538_NS 00000000_03700530 +6001 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +6002 clk cpu0 IT (5966) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +6002 clk cpu0 MW8 03700530:000000f00530_NS 00000000_03700590 +6003 clk cpu0 IT (5967) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +6003 clk cpu0 MW8 03700548:000000f00548_NS 00000000_ffffffd0 +6004 clk cpu0 IT (5968) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +6004 clk cpu0 R X30 000000000009C560 +6005 clk cpu0 IT (5969) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +6005 clk cpu0 R SP_EL1 0000000003700460 +6006 clk cpu0 IT (5970) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +6006 clk cpu0 MW8 037004f0:000000f004f0_NS 00000000_0004ccc9 +6006 clk cpu0 MW8 037004f8:000000f004f8_NS 00000000_0009c560 +6006 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0027 ALLOC 0x000000f004c0_NS +6006 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0027 DIRTY 0x000000f004c0_NS +6006 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f004c0_NS +6006 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f004c0_NS +6007 clk cpu0 IT (5971) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +6007 clk cpu0 R X19 0000000003700530 +6008 clk cpu0 IT (5972) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +6008 clk cpu0 R X1 000000000004C000 +6009 clk cpu0 IT (5973) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +6009 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_00000000 +6009 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_03008528 +6010 clk cpu0 IT (5974) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +6010 clk cpu0 R X20 000000000004CCC9 +6011 clk cpu0 IT (5975) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +6011 clk cpu0 R X1 000000000004C00B +6012 clk cpu0 IT (5976) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +6012 clk cpu0 R X0 0000000003700464 +6013 clk cpu0 IT (5977) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +6013 clk cpu0 R X2 000000000000003B +6014 clk cpu0 IT (5978) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +6014 clk cpu0 MW8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +6014 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0025 INVAL 0x0000162f0480_NS +6014 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0025 ALLOC 0x000000f00480_NS +6014 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0025 DIRTY 0x000000f00480_NS +6014 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00480_NS +6014 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00480_NS +6015 clk cpu0 IT (5979) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +6015 clk cpu0 MW8 037004b0:000000f004b0_NS 00010001_00010001 +6015 clk cpu0 MW8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +6016 clk cpu0 IT (5980) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +6016 clk cpu0 MW8 037004c0:000000f004c0_NS 00000000_0000003c +6016 clk cpu0 MW8 037004c8:000000f004c8_NS 00000000_00007c00 +6017 clk cpu0 IT (5981) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +6017 clk cpu0 MW8 037004d0:000000f004d0_NS fffe0000_00003fff +6017 clk cpu0 MW8 037004d8:000000f004d8_NS ffffffff_fffe0003 +6018 clk cpu0 IT (5982) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +6018 clk cpu0 R X30 0000000000092B80 +6019 clk cpu0 IT (5983) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +6019 clk cpu0 MW8 03700450:000000f00450_NS 00000000_03700530 +6019 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00092b80 +6019 clk cpu0 R SP_EL1 0000000003700450 +6019 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 CLEAN 0x00001084c440_NS +6019 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 INVAL 0x00001084c440_NS +6019 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 ALLOC 0x000000f00440_NS +6019 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0022 DIRTY 0x000000f00440_NS +6019 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1111 ALLOC 0x00001084c440_NS +6019 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00440_NS +6019 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00440_NS +6020 clk cpu0 IT (5984) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +6020 clk cpu0 R X19 0000000003700464 +6021 clk cpu0 IT (5985) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +6021 clk cpu0 R X30 00000000000104DC +6022 clk cpu0 IT (5986) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +6022 clk cpu0 R cpsr 220003c5 +6023 clk cpu0 IS (5987) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +6024 clk cpu0 IT (5988) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +6024 clk cpu0 R cpsr 420003c5 +6025 clk cpu0 IT (5989) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +6026 clk cpu0 IT (5990) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +6026 clk cpu0 R cpsr 020003c5 +6026 clk cpu0 R X10 0000000000000003 +6027 clk cpu0 IS (5991) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +6028 clk cpu0 IT (5992) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +6028 clk cpu0 R X9 0000000000000020 +6028 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0030 INVAL 0x000010094600 +6028 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0030 ALLOC 0x000010010600_NS +6029 clk cpu0 IT (5993) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +6029 clk cpu0 R X8 000000000004C008 +6030 clk cpu0 IT (5994) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +6030 clk cpu0 R cpsr 220003c5 +6031 clk cpu0 IT (5995) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +6031 clk cpu0 R X9 0000000000000008 +6032 clk cpu0 IS (5996) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +6033 clk cpu0 IT (5997) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +6033 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +6033 clk cpu0 R X12 000000000A00000A +6033 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +6033 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +6034 clk cpu0 IT (5998) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +6034 clk cpu0 R X10 0000000000000018 +6035 clk cpu0 IT (5999) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +6035 clk cpu0 R X11 000000000000003B +6036 clk cpu0 IT (6000) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6036 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +6036 clk cpu0 R X8 000000000004C00C +6036 clk cpu0 R X13 000000006F727245 +6037 clk cpu0 IT (6001) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6037 clk cpu0 R X12 000000000000000A +6038 clk cpu0 IT (6002) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6038 clk cpu0 R X11 0000000000000037 +6039 clk cpu0 IT (6003) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6039 clk cpu0 R cpsr 220003c5 +6040 clk cpu0 IT (6004) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6040 clk cpu0 R X14 0000000072724500 +6041 clk cpu0 IT (6005) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6041 clk cpu0 R X12 000000007272450A +6042 clk cpu0 IT (6006) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6042 clk cpu0 MW4 03700464:000000f00464_NS 7272450a +6042 clk cpu0 R X0 0000000003700468 +6043 clk cpu0 IT (6007) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6043 clk cpu0 R X12 000000006F727245 +6044 clk cpu0 IT (6008) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6045 clk cpu0 IT (6009) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6045 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +6045 clk cpu0 R X8 000000000004C010 +6045 clk cpu0 R X13 0000000049203A72 +6046 clk cpu0 IT (6010) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6046 clk cpu0 R X12 000000000000006F +6047 clk cpu0 IT (6011) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6047 clk cpu0 R X11 0000000000000033 +6048 clk cpu0 IT (6012) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6048 clk cpu0 R cpsr 220003c5 +6049 clk cpu0 IT (6013) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6049 clk cpu0 R X14 00000000203A7200 +6050 clk cpu0 IT (6014) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6050 clk cpu0 R X12 00000000203A726F +6051 clk cpu0 IT (6015) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6051 clk cpu0 MW4 03700468:000000f00468_NS 203a726f +6051 clk cpu0 R X0 000000000370046C +6052 clk cpu0 IT (6016) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6052 clk cpu0 R X12 0000000049203A72 +6053 clk cpu0 IT (6017) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6054 clk cpu0 IT (6018) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6054 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +6054 clk cpu0 R X8 000000000004C014 +6054 clk cpu0 R X13 0000000067656C6C +6055 clk cpu0 IT (6019) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6055 clk cpu0 R X12 0000000000000049 +6056 clk cpu0 IT (6020) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6056 clk cpu0 R X11 000000000000002F +6057 clk cpu0 IT (6021) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6057 clk cpu0 R cpsr 220003c5 +6058 clk cpu0 IT (6022) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6058 clk cpu0 R X14 00000000656C6C00 +6059 clk cpu0 IT (6023) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6059 clk cpu0 R X12 00000000656C6C49 +6060 clk cpu0 IT (6024) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6060 clk cpu0 MW4 0370046c:000000f0046c_NS 656c6c49 +6060 clk cpu0 R X0 0000000003700470 +6061 clk cpu0 IT (6025) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6061 clk cpu0 R X12 0000000067656C6C +6062 clk cpu0 IT (6026) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6063 clk cpu0 IT (6027) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6063 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +6063 clk cpu0 R X8 000000000004C018 +6063 clk cpu0 R X13 0000000066206C61 +6064 clk cpu0 IT (6028) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6064 clk cpu0 R X12 0000000000000067 +6065 clk cpu0 IT (6029) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6065 clk cpu0 R X11 000000000000002B +6066 clk cpu0 IT (6030) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6066 clk cpu0 R cpsr 220003c5 +6067 clk cpu0 IT (6031) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6067 clk cpu0 R X14 00000000206C6100 +6068 clk cpu0 IT (6032) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6068 clk cpu0 R X12 00000000206C6167 +6069 clk cpu0 IT (6033) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6069 clk cpu0 MW4 03700470:000000f00470_NS 206c6167 +6069 clk cpu0 R X0 0000000003700474 +6070 clk cpu0 IT (6034) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6070 clk cpu0 R X12 0000000066206C61 +6071 clk cpu0 IT (6035) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6072 clk cpu0 IT (6036) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6072 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +6072 clk cpu0 R X8 000000000004C01C +6072 clk cpu0 R X13 00000000616D726F +6073 clk cpu0 IT (6037) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6073 clk cpu0 R X12 0000000000000066 +6074 clk cpu0 IT (6038) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6074 clk cpu0 R X11 0000000000000027 +6075 clk cpu0 IT (6039) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6075 clk cpu0 R cpsr 220003c5 +6076 clk cpu0 IT (6040) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6076 clk cpu0 R X14 000000006D726F00 +6077 clk cpu0 IT (6041) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6077 clk cpu0 R X12 000000006D726F66 +6078 clk cpu0 IT (6042) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6078 clk cpu0 MW4 03700474:000000f00474_NS 6d726f66 +6078 clk cpu0 R X0 0000000003700478 +6079 clk cpu0 IT (6043) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6079 clk cpu0 R X12 00000000616D726F +6080 clk cpu0 IT (6044) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6081 clk cpu0 IT (6045) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6081 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +6081 clk cpu0 R X8 000000000004C020 +6081 clk cpu0 R X13 0000000070732074 +6082 clk cpu0 IT (6046) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6082 clk cpu0 R X12 0000000000000061 +6083 clk cpu0 IT (6047) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6083 clk cpu0 R X11 0000000000000023 +6084 clk cpu0 IT (6048) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6084 clk cpu0 R cpsr 220003c5 +6085 clk cpu0 IT (6049) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6085 clk cpu0 R X14 0000000073207400 +6086 clk cpu0 IT (6050) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6086 clk cpu0 R X12 0000000073207461 +6087 clk cpu0 IT (6051) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6087 clk cpu0 MW4 03700478:000000f00478_NS 73207461 +6087 clk cpu0 R X0 000000000370047C +6088 clk cpu0 IT (6052) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6088 clk cpu0 R X12 0000000070732074 +6089 clk cpu0 IT (6053) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6090 clk cpu0 IT (6054) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6090 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +6090 clk cpu0 R X8 000000000004C024 +6090 clk cpu0 R X13 0000000066696365 +6091 clk cpu0 IT (6055) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6091 clk cpu0 R X12 0000000000000070 +6092 clk cpu0 IT (6056) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6092 clk cpu0 R X11 000000000000001F +6093 clk cpu0 IT (6057) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6093 clk cpu0 R cpsr 220003c5 +6094 clk cpu0 IT (6058) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6094 clk cpu0 R X14 0000000069636500 +6095 clk cpu0 IT (6059) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6095 clk cpu0 R X12 0000000069636570 +6096 clk cpu0 IT (6060) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6096 clk cpu0 MW4 0370047c:000000f0047c_NS 69636570 +6096 clk cpu0 R X0 0000000003700480 +6097 clk cpu0 IT (6061) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6097 clk cpu0 R X12 0000000066696365 +6098 clk cpu0 IT (6062) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6099 clk cpu0 IT (6063) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6099 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +6099 clk cpu0 R X8 000000000004C028 +6099 clk cpu0 R X13 0000000020726569 +6100 clk cpu0 IT (6064) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6100 clk cpu0 R X12 0000000000000066 +6101 clk cpu0 IT (6065) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6101 clk cpu0 R X11 000000000000001B +6102 clk cpu0 IT (6066) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6102 clk cpu0 R cpsr 220003c5 +6103 clk cpu0 IT (6067) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6103 clk cpu0 R X14 0000000072656900 +6104 clk cpu0 IT (6068) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6104 clk cpu0 R X12 0000000072656966 +6105 clk cpu0 IT (6069) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6105 clk cpu0 MW4 03700480:000000f00480_NS 72656966 +6105 clk cpu0 R X0 0000000003700484 +6106 clk cpu0 IT (6070) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6106 clk cpu0 R X12 0000000020726569 +6107 clk cpu0 IT (6071) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6108 clk cpu0 IT (6072) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6108 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +6108 clk cpu0 R X8 000000000004C02C +6108 clk cpu0 R X13 0000000064657375 +6109 clk cpu0 IT (6073) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6109 clk cpu0 R X12 0000000000000020 +6110 clk cpu0 IT (6074) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6110 clk cpu0 R X11 0000000000000017 +6111 clk cpu0 IT (6075) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6111 clk cpu0 R cpsr 220003c5 +6112 clk cpu0 IT (6076) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6112 clk cpu0 R X14 0000000065737500 +6113 clk cpu0 IT (6077) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6113 clk cpu0 R X12 0000000065737520 +6114 clk cpu0 IT (6078) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6114 clk cpu0 MW4 03700484:000000f00484_NS 65737520 +6114 clk cpu0 R X0 0000000003700488 +6115 clk cpu0 IT (6079) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6115 clk cpu0 R X12 0000000064657375 +6116 clk cpu0 IT (6080) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6117 clk cpu0 IT (6081) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6117 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +6117 clk cpu0 R X8 000000000004C030 +6117 clk cpu0 R X13 000000005F27203A +6118 clk cpu0 IT (6082) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6118 clk cpu0 R X12 0000000000000064 +6119 clk cpu0 IT (6083) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6119 clk cpu0 R X11 0000000000000013 +6120 clk cpu0 IT (6084) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6120 clk cpu0 R cpsr 220003c5 +6121 clk cpu0 IT (6085) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6121 clk cpu0 R X14 0000000027203A00 +6122 clk cpu0 IT (6086) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6122 clk cpu0 R X12 0000000027203A64 +6123 clk cpu0 IT (6087) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6123 clk cpu0 MW4 03700488:000000f00488_NS 27203a64 +6123 clk cpu0 R X0 000000000370048C +6124 clk cpu0 IT (6088) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6124 clk cpu0 R X12 000000005F27203A +6125 clk cpu0 IT (6089) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6126 clk cpu0 IT (6090) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6126 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +6126 clk cpu0 R X8 000000000004C034 +6126 clk cpu0 R X13 0000000045202E27 +6127 clk cpu0 IT (6091) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6127 clk cpu0 R X12 000000000000005F +6128 clk cpu0 IT (6092) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6128 clk cpu0 R X11 000000000000000F +6129 clk cpu0 IT (6093) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6129 clk cpu0 R cpsr 220003c5 +6130 clk cpu0 IT (6094) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6130 clk cpu0 R X14 00000000202E2700 +6131 clk cpu0 IT (6095) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6131 clk cpu0 R X12 00000000202E275F +6132 clk cpu0 IT (6096) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6132 clk cpu0 MW4 0370048c:000000f0048c_NS 202e275f +6132 clk cpu0 R X0 0000000003700490 +6133 clk cpu0 IT (6097) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6133 clk cpu0 R X12 0000000045202E27 +6134 clk cpu0 IT (6098) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6135 clk cpu0 IT (6099) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6135 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +6135 clk cpu0 R X8 000000000004C038 +6135 clk cpu0 R X13 000000006E69646E +6136 clk cpu0 IT (6100) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6136 clk cpu0 R X12 0000000000000045 +6137 clk cpu0 IT (6101) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6137 clk cpu0 R X11 000000000000000B +6138 clk cpu0 IT (6102) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6138 clk cpu0 R cpsr 220003c5 +6139 clk cpu0 IT (6103) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6139 clk cpu0 R X14 0000000069646E00 +6140 clk cpu0 IT (6104) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6140 clk cpu0 R X12 0000000069646E45 +6141 clk cpu0 IT (6105) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6141 clk cpu0 MW4 03700490:000000f00490_NS 69646e45 +6141 clk cpu0 R X0 0000000003700494 +6142 clk cpu0 IT (6106) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6142 clk cpu0 R X12 000000006E69646E +6143 clk cpu0 IT (6107) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6144 clk cpu0 IT (6108) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6144 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +6144 clk cpu0 R X8 000000000004C03C +6144 clk cpu0 R X13 0000000065542067 +6145 clk cpu0 IT (6109) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6145 clk cpu0 R X12 000000000000006E +6146 clk cpu0 IT (6110) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6146 clk cpu0 R X11 0000000000000007 +6147 clk cpu0 IT (6111) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6147 clk cpu0 R cpsr 220003c5 +6148 clk cpu0 IT (6112) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6148 clk cpu0 R X14 0000000054206700 +6149 clk cpu0 IT (6113) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6149 clk cpu0 R X12 000000005420676E +6150 clk cpu0 IT (6114) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6150 clk cpu0 MW4 03700494:000000f00494_NS 5420676e +6150 clk cpu0 R X0 0000000003700498 +6151 clk cpu0 IT (6115) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6151 clk cpu0 R X12 0000000065542067 +6152 clk cpu0 IT (6116) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6153 clk cpu0 IT (6117) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +6153 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +6153 clk cpu0 R X8 000000000004C040 +6153 clk cpu0 R X13 000000000A2E7473 +6154 clk cpu0 IT (6118) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +6154 clk cpu0 R X12 0000000000000065 +6155 clk cpu0 IT (6119) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +6155 clk cpu0 R X11 0000000000000003 +6156 clk cpu0 IT (6120) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +6156 clk cpu0 R cpsr 620003c5 +6157 clk cpu0 IT (6121) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +6157 clk cpu0 R X14 000000002E747300 +6158 clk cpu0 IT (6122) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +6158 clk cpu0 R X12 000000002E747365 +6159 clk cpu0 IT (6123) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +6159 clk cpu0 MW4 03700498:000000f00498_NS 2e747365 +6159 clk cpu0 R X0 000000000370049C +6160 clk cpu0 IT (6124) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +6160 clk cpu0 R X12 000000000A2E7473 +6161 clk cpu0 IS (6125) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +6161 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0033 INVAL 0x000010094640 +6161 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0033 ALLOC 0x000010010640_NS +6162 clk cpu0 IT (6126) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +6162 clk cpu0 R X2 0000000000000003 +6163 clk cpu0 IT (6127) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +6163 clk cpu0 R X9 0000000000000001 +6164 clk cpu0 IT (6128) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +6164 clk cpu0 R X8 000000000004C03F +6165 clk cpu0 IT (6129) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +6165 clk cpu0 R X1 000000000004C043 +6166 clk cpu0 IT (6130) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +6166 clk cpu0 R cpsr 220003c5 +6167 clk cpu0 IS (6131) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +6168 clk cpu0 IT (6132) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +6168 clk cpu0 MR1 0004c043:00001004c043_NS 0a +6168 clk cpu0 R X8 000000000000000A +6169 clk cpu0 IT (6133) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +6169 clk cpu0 MW1 0370049c:000000f0049c_NS 0a +6170 clk cpu0 IS (6134) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +6171 clk cpu0 IT (6135) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +6171 clk cpu0 MR1 0004c044:00001004c044_NS 00 +6171 clk cpu0 R X8 0000000000000000 +6172 clk cpu0 IT (6136) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +6172 clk cpu0 R cpsr 620003c5 +6173 clk cpu0 IT (6137) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +6173 clk cpu0 MW1 0370049d:000000f0049d_NS 00 +6174 clk cpu0 IS (6138) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +6175 clk cpu0 IT (6139) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +6175 clk cpu0 MR1 0004c045:00001004c045_NS 00 +6175 clk cpu0 R X8 0000000000000000 +6176 clk cpu0 IT (6140) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +6176 clk cpu0 MW1 0370049e:000000f0049e_NS 00 +6177 clk cpu0 IT (6141) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +6178 clk cpu0 IT (6142) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +6178 clk cpu0 R X0 0000000003700464 +6179 clk cpu0 IT (6143) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +6179 clk cpu0 MR8 03700450:000000f00450_NS 00000000_03700530 +6179 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00092b80 +6179 clk cpu0 R SP_EL1 0000000003700460 +6179 clk cpu0 R X19 0000000003700530 +6179 clk cpu0 R X30 0000000000092B80 +6180 clk cpu0 IT (6144) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +6181 clk cpu0 IT (6145) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +6181 clk cpu0 R X22 000000000004C000 +6182 clk cpu0 IT (6146) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +6182 clk cpu0 R X23 000000000004C000 +6183 clk cpu0 IT (6147) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +6183 clk cpu0 R X26 0000000000000000 +6184 clk cpu0 IT (6148) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +6184 clk cpu0 R X21 0000000003029000 +6185 clk cpu0 IT (6149) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +6185 clk cpu0 R X22 000000000004C108 +6186 clk cpu0 IT (6150) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +6186 clk cpu0 R X23 000000000004C129 +6187 clk cpu0 IT (6151) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +6187 clk cpu0 R X24 0000000003041000 +6188 clk cpu0 IT (6152) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +6188 clk cpu0 R X25 0000000006216000 +6189 clk cpu0 IT (6153) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +6190 clk cpu0 IT (6154) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6190 clk cpu0 MR1 0004ccc9:00001004ccc9_NS 20 +6190 clk cpu0 R X8 0000000000000020 +6190 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0067 ALLOC 0x00001004ccc0_NS +6190 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1330 ALLOC 0x00001004ccc0_NS +6191 clk cpu0 IT (6155) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6191 clk cpu0 R cpsr 820003c5 +6192 clk cpu0 IS (6156) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6193 clk cpu0 IS (6157) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6194 clk cpu0 IT (6158) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6194 clk cpu0 R cpsr 020003c5 +6195 clk cpu0 IT (6159) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6196 clk cpu0 IT (6160) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6196 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6196 clk cpu0 R X9 0000000013000000 +6197 clk cpu0 IT (6161) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6197 clk cpu0 R X27 000000000004CCC9 +6198 clk cpu0 IT (6162) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6198 clk cpu0 R X20 000000000004CCCA +6199 clk cpu0 IT (6163) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6199 clk cpu0 MW1 13000000:000013000000_NS 20 +6200 clk cpu0 IT (6164) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6200 clk cpu0 MR1 0004ccca:00001004ccca_NS 45 +6200 clk cpu0 R X8 0000000000000045 +6201 clk cpu0 IT (6165) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6201 clk cpu0 R cpsr 220003c5 +6202 clk cpu0 IS (6166) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6203 clk cpu0 IS (6167) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6204 clk cpu0 IT (6168) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6204 clk cpu0 R cpsr 020003c5 +6205 clk cpu0 IT (6169) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6206 clk cpu0 IT (6170) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6206 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6206 clk cpu0 R X9 0000000013000000 +6207 clk cpu0 IT (6171) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6207 clk cpu0 R X27 000000000004CCCA +6208 clk cpu0 IT (6172) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6208 clk cpu0 R X20 000000000004CCCB +6209 clk cpu0 IT (6173) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6209 clk cpu0 MW1 13000000:000013000000_NS 45 +6210 clk cpu0 IT (6174) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6210 clk cpu0 MR1 0004cccb:00001004cccb_NS 6e +6210 clk cpu0 R X8 000000000000006E +6211 clk cpu0 IT (6175) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6211 clk cpu0 R cpsr 220003c5 +6212 clk cpu0 IS (6176) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6213 clk cpu0 IS (6177) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6214 clk cpu0 IT (6178) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6214 clk cpu0 R cpsr 020003c5 +6215 clk cpu0 IT (6179) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6216 clk cpu0 IT (6180) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6216 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6216 clk cpu0 R X9 0000000013000000 +6217 clk cpu0 IT (6181) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6217 clk cpu0 R X27 000000000004CCCB +6218 clk cpu0 IT (6182) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6218 clk cpu0 R X20 000000000004CCCC +6219 clk cpu0 IT (6183) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6219 clk cpu0 MW1 13000000:000013000000_NS 6e +6220 clk cpu0 IT (6184) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6220 clk cpu0 MR1 0004cccc:00001004cccc_NS 61 +6220 clk cpu0 R X8 0000000000000061 +6221 clk cpu0 IT (6185) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6221 clk cpu0 R cpsr 220003c5 +6222 clk cpu0 IS (6186) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6223 clk cpu0 IS (6187) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6224 clk cpu0 IT (6188) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6224 clk cpu0 R cpsr 020003c5 +6225 clk cpu0 IT (6189) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6226 clk cpu0 IT (6190) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6226 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6226 clk cpu0 R X9 0000000013000000 +6227 clk cpu0 IT (6191) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6227 clk cpu0 R X27 000000000004CCCC +6228 clk cpu0 IT (6192) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6228 clk cpu0 R X20 000000000004CCCD +6229 clk cpu0 IT (6193) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6229 clk cpu0 MW1 13000000:000013000000_NS 61 +6230 clk cpu0 IT (6194) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6230 clk cpu0 MR1 0004cccd:00001004cccd_NS 62 +6230 clk cpu0 R X8 0000000000000062 +6231 clk cpu0 IT (6195) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6231 clk cpu0 R cpsr 220003c5 +6232 clk cpu0 IS (6196) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6233 clk cpu0 IS (6197) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6234 clk cpu0 IT (6198) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6234 clk cpu0 R cpsr 020003c5 +6235 clk cpu0 IT (6199) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6236 clk cpu0 IT (6200) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6236 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6236 clk cpu0 R X9 0000000013000000 +6237 clk cpu0 IT (6201) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6237 clk cpu0 R X27 000000000004CCCD +6238 clk cpu0 IT (6202) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6238 clk cpu0 R X20 000000000004CCCE +6239 clk cpu0 IT (6203) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6239 clk cpu0 MW1 13000000:000013000000_NS 62 +6240 clk cpu0 IT (6204) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6240 clk cpu0 MR1 0004ccce:00001004ccce_NS 6c +6240 clk cpu0 R X8 000000000000006C +6241 clk cpu0 IT (6205) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6241 clk cpu0 R cpsr 220003c5 +6242 clk cpu0 IS (6206) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6243 clk cpu0 IS (6207) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6244 clk cpu0 IT (6208) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6244 clk cpu0 R cpsr 020003c5 +6245 clk cpu0 IT (6209) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6246 clk cpu0 IT (6210) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6246 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6246 clk cpu0 R X9 0000000013000000 +6247 clk cpu0 IT (6211) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6247 clk cpu0 R X27 000000000004CCCE +6248 clk cpu0 IT (6212) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6248 clk cpu0 R X20 000000000004CCCF +6249 clk cpu0 IT (6213) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6249 clk cpu0 MW1 13000000:000013000000_NS 6c +6250 clk cpu0 IT (6214) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6250 clk cpu0 MR1 0004cccf:00001004cccf_NS 65 +6250 clk cpu0 R X8 0000000000000065 +6251 clk cpu0 IT (6215) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6251 clk cpu0 R cpsr 220003c5 +6252 clk cpu0 IS (6216) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6253 clk cpu0 IS (6217) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6254 clk cpu0 IT (6218) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6254 clk cpu0 R cpsr 020003c5 +6255 clk cpu0 IT (6219) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6256 clk cpu0 IT (6220) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6256 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6256 clk cpu0 R X9 0000000013000000 +6257 clk cpu0 IT (6221) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6257 clk cpu0 R X27 000000000004CCCF +6258 clk cpu0 IT (6222) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6258 clk cpu0 R X20 000000000004CCD0 +6259 clk cpu0 IT (6223) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6259 clk cpu0 MW1 13000000:000013000000_NS 65 +6260 clk cpu0 IT (6224) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6260 clk cpu0 MR1 0004ccd0:00001004ccd0_NS 20 +6260 clk cpu0 R X8 0000000000000020 +6261 clk cpu0 IT (6225) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6261 clk cpu0 R cpsr 820003c5 +6262 clk cpu0 IS (6226) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6263 clk cpu0 IS (6227) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6264 clk cpu0 IT (6228) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6264 clk cpu0 R cpsr 420003c5 +6265 clk cpu0 IS (6229) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6266 clk cpu0 IT (6230) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +6266 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +6266 clk cpu0 R X8 0000000000000000 +6267 clk cpu0 IT (6231) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +6267 clk cpu0 MR8 0004ccd0:00001004ccd0_NS 72746563_61727420 +6267 clk cpu0 R X0 7274656361727420 +6268 clk cpu0 IT (6232) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +6268 clk cpu0 R cpsr 820003c5 +6269 clk cpu0 IT (6233) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +6270 clk cpu0 IT (6234) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +6270 clk cpu0 R X27 0000000000000000 +6271 clk cpu0 IT (6235) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +6271 clk cpu0 R X28 000000000004CCD0 +6272 clk cpu0 IT (6236) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +6272 clk cpu0 R X8 00000000FFFFFFF8 +6273 clk cpu0 IT (6237) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6273 clk cpu0 R cpsr 020003c5 +6273 clk cpu0 R X9 0000000000000020 +6274 clk cpu0 IS (6238) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6275 clk cpu0 IT (6239) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6275 clk cpu0 R cpsr 820003c5 +6276 clk cpu0 IS (6240) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6277 clk cpu0 IT (6241) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6277 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6277 clk cpu0 R X9 0000000013000000 +6278 clk cpu0 IT (6242) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6278 clk cpu0 R cpsr 820003c5 +6278 clk cpu0 R X8 00000000FFFFFFF9 +6279 clk cpu0 IT (6243) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6279 clk cpu0 MW1 13000000:000013000000_NS 20 +6280 clk cpu0 IT (6244) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6280 clk cpu0 R X0 0072746563617274 +6281 clk cpu0 IT (6245) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6282 clk cpu0 IT (6246) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6282 clk cpu0 R cpsr 020003c5 +6282 clk cpu0 R X9 0000000000000074 +6283 clk cpu0 IS (6247) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6284 clk cpu0 IT (6248) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6284 clk cpu0 R cpsr 220003c5 +6285 clk cpu0 IS (6249) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6286 clk cpu0 IT (6250) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6286 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6286 clk cpu0 R X9 0000000013000000 +6287 clk cpu0 IT (6251) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6287 clk cpu0 R cpsr 820003c5 +6287 clk cpu0 R X8 00000000FFFFFFFA +6288 clk cpu0 IT (6252) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6288 clk cpu0 MW1 13000000:000013000000_NS 74 +6289 clk cpu0 IT (6253) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6289 clk cpu0 R X0 0000727465636172 +6290 clk cpu0 IT (6254) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6291 clk cpu0 IT (6255) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6291 clk cpu0 R cpsr 020003c5 +6291 clk cpu0 R X9 0000000000000072 +6292 clk cpu0 IS (6256) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6293 clk cpu0 IT (6257) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6293 clk cpu0 R cpsr 220003c5 +6294 clk cpu0 IS (6258) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6295 clk cpu0 IT (6259) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6295 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6295 clk cpu0 R X9 0000000013000000 +6296 clk cpu0 IT (6260) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6296 clk cpu0 R cpsr 820003c5 +6296 clk cpu0 R X8 00000000FFFFFFFB +6297 clk cpu0 IT (6261) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6297 clk cpu0 MW1 13000000:000013000000_NS 72 +6298 clk cpu0 IT (6262) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6298 clk cpu0 R X0 0000007274656361 +6299 clk cpu0 IT (6263) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6300 clk cpu0 IT (6264) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6300 clk cpu0 R cpsr 020003c5 +6300 clk cpu0 R X9 0000000000000061 +6301 clk cpu0 IS (6265) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6302 clk cpu0 IT (6266) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6302 clk cpu0 R cpsr 220003c5 +6303 clk cpu0 IS (6267) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6304 clk cpu0 IT (6268) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6304 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6304 clk cpu0 R X9 0000000013000000 +6305 clk cpu0 IT (6269) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6305 clk cpu0 R cpsr 820003c5 +6305 clk cpu0 R X8 00000000FFFFFFFC +6306 clk cpu0 IT (6270) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6306 clk cpu0 MW1 13000000:000013000000_NS 61 +6307 clk cpu0 IT (6271) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6307 clk cpu0 R X0 0000000072746563 +6308 clk cpu0 IT (6272) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6309 clk cpu0 IT (6273) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6309 clk cpu0 R cpsr 020003c5 +6309 clk cpu0 R X9 0000000000000063 +6310 clk cpu0 IS (6274) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6311 clk cpu0 IT (6275) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6311 clk cpu0 R cpsr 220003c5 +6312 clk cpu0 IS (6276) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6313 clk cpu0 IT (6277) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6313 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6313 clk cpu0 R X9 0000000013000000 +6314 clk cpu0 IT (6278) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6314 clk cpu0 R cpsr 820003c5 +6314 clk cpu0 R X8 00000000FFFFFFFD +6315 clk cpu0 IT (6279) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6315 clk cpu0 MW1 13000000:000013000000_NS 63 +6316 clk cpu0 IT (6280) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6316 clk cpu0 R X0 0000000000727465 +6317 clk cpu0 IT (6281) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6318 clk cpu0 IT (6282) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6318 clk cpu0 R cpsr 020003c5 +6318 clk cpu0 R X9 0000000000000065 +6319 clk cpu0 IS (6283) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6320 clk cpu0 IT (6284) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6320 clk cpu0 R cpsr 220003c5 +6321 clk cpu0 IS (6285) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6322 clk cpu0 IT (6286) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6322 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6322 clk cpu0 R X9 0000000013000000 +6323 clk cpu0 IT (6287) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6323 clk cpu0 R cpsr 820003c5 +6323 clk cpu0 R X8 00000000FFFFFFFE +6324 clk cpu0 IT (6288) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6324 clk cpu0 MW1 13000000:000013000000_NS 65 +6325 clk cpu0 IT (6289) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6325 clk cpu0 R X0 0000000000007274 +6326 clk cpu0 IT (6290) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6327 clk cpu0 IT (6291) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6327 clk cpu0 R cpsr 020003c5 +6327 clk cpu0 R X9 0000000000000074 +6328 clk cpu0 IS (6292) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6329 clk cpu0 IT (6293) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6329 clk cpu0 R cpsr 220003c5 +6330 clk cpu0 IS (6294) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6331 clk cpu0 IT (6295) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6331 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6331 clk cpu0 R X9 0000000013000000 +6332 clk cpu0 IT (6296) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6332 clk cpu0 R cpsr 820003c5 +6332 clk cpu0 R X8 00000000FFFFFFFF +6333 clk cpu0 IT (6297) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6333 clk cpu0 MW1 13000000:000013000000_NS 74 +6334 clk cpu0 IT (6298) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6334 clk cpu0 R X0 0000000000000072 +6335 clk cpu0 IT (6299) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6336 clk cpu0 IT (6300) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6336 clk cpu0 R cpsr 020003c5 +6336 clk cpu0 R X9 0000000000000072 +6337 clk cpu0 IS (6301) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6338 clk cpu0 IT (6302) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6338 clk cpu0 R cpsr 220003c5 +6339 clk cpu0 IS (6303) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6340 clk cpu0 IT (6304) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6340 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6340 clk cpu0 R X9 0000000013000000 +6341 clk cpu0 IT (6305) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6341 clk cpu0 R cpsr 620003c5 +6341 clk cpu0 R X8 0000000000000000 +6342 clk cpu0 IT (6306) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6342 clk cpu0 MW1 13000000:000013000000_NS 72 +6343 clk cpu0 IT (6307) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6343 clk cpu0 R X0 0000000000000000 +6344 clk cpu0 IS (6308) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6345 clk cpu0 IT (6309) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +6345 clk cpu0 MR8 0004ccd8:00001004ccd8_NS 69206c65_2e656361 +6345 clk cpu0 R X0 69206C652E656361 +6345 clk cpu0 R X28 000000000004CCD8 +6346 clk cpu0 IT (6310) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +6346 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +6346 clk cpu0 R X9 0000000000000000 +6347 clk cpu0 IT (6311) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +6347 clk cpu0 R X8 0000000000000000 +6348 clk cpu0 IT (6312) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +6348 clk cpu0 R X27 0000000000000008 +6349 clk cpu0 IT (6313) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +6349 clk cpu0 R cpsr 820003c5 +6350 clk cpu0 IT (6314) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +6351 clk cpu0 IT (6315) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +6351 clk cpu0 R X8 00000000FFFFFFF8 +6352 clk cpu0 IT (6316) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6352 clk cpu0 R cpsr 020003c5 +6352 clk cpu0 R X9 0000000000000061 +6353 clk cpu0 IS (6317) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6354 clk cpu0 IT (6318) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6354 clk cpu0 R cpsr 220003c5 +6355 clk cpu0 IS (6319) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6356 clk cpu0 IT (6320) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6356 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6356 clk cpu0 R X9 0000000013000000 +6357 clk cpu0 IT (6321) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6357 clk cpu0 R cpsr 820003c5 +6357 clk cpu0 R X8 00000000FFFFFFF9 +6358 clk cpu0 IT (6322) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6358 clk cpu0 MW1 13000000:000013000000_NS 61 +6359 clk cpu0 IT (6323) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6359 clk cpu0 R X0 0069206C652E6563 +6360 clk cpu0 IT (6324) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6361 clk cpu0 IT (6325) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6361 clk cpu0 R cpsr 020003c5 +6361 clk cpu0 R X9 0000000000000063 +6362 clk cpu0 IS (6326) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6363 clk cpu0 IT (6327) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6363 clk cpu0 R cpsr 220003c5 +6364 clk cpu0 IS (6328) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6365 clk cpu0 IT (6329) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6365 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6365 clk cpu0 R X9 0000000013000000 +6366 clk cpu0 IT (6330) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6366 clk cpu0 R cpsr 820003c5 +6366 clk cpu0 R X8 00000000FFFFFFFA +6367 clk cpu0 IT (6331) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6367 clk cpu0 MW1 13000000:000013000000_NS 63 +6368 clk cpu0 IT (6332) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6368 clk cpu0 R X0 000069206C652E65 +6369 clk cpu0 IT (6333) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6370 clk cpu0 IT (6334) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6370 clk cpu0 R cpsr 020003c5 +6370 clk cpu0 R X9 0000000000000065 +6371 clk cpu0 IS (6335) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6372 clk cpu0 IT (6336) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6372 clk cpu0 R cpsr 220003c5 +6373 clk cpu0 IS (6337) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6374 clk cpu0 IT (6338) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6374 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6374 clk cpu0 R X9 0000000013000000 +6375 clk cpu0 IT (6339) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6375 clk cpu0 R cpsr 820003c5 +6375 clk cpu0 R X8 00000000FFFFFFFB +6376 clk cpu0 IT (6340) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6376 clk cpu0 MW1 13000000:000013000000_NS 65 +6377 clk cpu0 IT (6341) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6377 clk cpu0 R X0 00000069206C652E +6378 clk cpu0 IT (6342) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6379 clk cpu0 IT (6343) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6379 clk cpu0 R cpsr 020003c5 +6379 clk cpu0 R X9 000000000000002E +6380 clk cpu0 IS (6344) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6381 clk cpu0 IT (6345) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6381 clk cpu0 R cpsr 220003c5 +6382 clk cpu0 IS (6346) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6383 clk cpu0 IT (6347) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6383 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6383 clk cpu0 R X9 0000000013000000 +6384 clk cpu0 IT (6348) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6384 clk cpu0 R cpsr 820003c5 +6384 clk cpu0 R X8 00000000FFFFFFFC +6385 clk cpu0 IT (6349) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6385 clk cpu0 MW1 13000000:000013000000_NS 2e +6386 clk cpu0 IT (6350) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6386 clk cpu0 R X0 0000000069206C65 +6387 clk cpu0 IT (6351) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6388 clk cpu0 IT (6352) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6388 clk cpu0 R cpsr 020003c5 +6388 clk cpu0 R X9 0000000000000065 +6389 clk cpu0 IS (6353) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6390 clk cpu0 IT (6354) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6390 clk cpu0 R cpsr 220003c5 +6391 clk cpu0 IS (6355) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6392 clk cpu0 IT (6356) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6392 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6392 clk cpu0 R X9 0000000013000000 +6393 clk cpu0 IT (6357) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6393 clk cpu0 R cpsr 820003c5 +6393 clk cpu0 R X8 00000000FFFFFFFD +6394 clk cpu0 IT (6358) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6394 clk cpu0 MW1 13000000:000013000000_NS 65 +6395 clk cpu0 IT (6359) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6395 clk cpu0 R X0 000000000069206C +6396 clk cpu0 IT (6360) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6397 clk cpu0 IT (6361) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6397 clk cpu0 R cpsr 020003c5 +6397 clk cpu0 R X9 000000000000006C +6398 clk cpu0 IS (6362) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6399 clk cpu0 IT (6363) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6399 clk cpu0 R cpsr 220003c5 +6400 clk cpu0 IS (6364) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6401 clk cpu0 IT (6365) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6401 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6401 clk cpu0 R X9 0000000013000000 +6402 clk cpu0 IT (6366) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6402 clk cpu0 R cpsr 820003c5 +6402 clk cpu0 R X8 00000000FFFFFFFE +6403 clk cpu0 IT (6367) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6403 clk cpu0 MW1 13000000:000013000000_NS 6c +6404 clk cpu0 IT (6368) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6404 clk cpu0 R X0 0000000000006920 +6405 clk cpu0 IT (6369) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6406 clk cpu0 IT (6370) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6406 clk cpu0 R cpsr 020003c5 +6406 clk cpu0 R X9 0000000000000020 +6407 clk cpu0 IS (6371) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6408 clk cpu0 IT (6372) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6408 clk cpu0 R cpsr 820003c5 +6409 clk cpu0 IS (6373) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6410 clk cpu0 IT (6374) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6410 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6410 clk cpu0 R X9 0000000013000000 +6411 clk cpu0 IT (6375) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6411 clk cpu0 R cpsr 820003c5 +6411 clk cpu0 R X8 00000000FFFFFFFF +6412 clk cpu0 IT (6376) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6412 clk cpu0 MW1 13000000:000013000000_NS 20 +6413 clk cpu0 IT (6377) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6413 clk cpu0 R X0 0000000000000069 +6414 clk cpu0 IT (6378) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6415 clk cpu0 IT (6379) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6415 clk cpu0 R cpsr 020003c5 +6415 clk cpu0 R X9 0000000000000069 +6416 clk cpu0 IS (6380) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6417 clk cpu0 IT (6381) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6417 clk cpu0 R cpsr 220003c5 +6418 clk cpu0 IS (6382) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6419 clk cpu0 IT (6383) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6419 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6419 clk cpu0 R X9 0000000013000000 +6420 clk cpu0 IT (6384) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6420 clk cpu0 R cpsr 620003c5 +6420 clk cpu0 R X8 0000000000000000 +6421 clk cpu0 IT (6385) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6421 clk cpu0 MW1 13000000:000013000000_NS 69 +6422 clk cpu0 IT (6386) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6422 clk cpu0 R X0 0000000000000000 +6423 clk cpu0 IS (6387) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6424 clk cpu0 IT (6388) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +6424 clk cpu0 MR8 0004cce0:00001004cce0_NS 2078253d_206f666e +6424 clk cpu0 R X0 2078253D206F666E +6424 clk cpu0 R X28 000000000004CCE0 +6425 clk cpu0 IT (6389) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +6425 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +6425 clk cpu0 R X9 0000000000000000 +6426 clk cpu0 IT (6390) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +6426 clk cpu0 R X8 0000000000000008 +6427 clk cpu0 IT (6391) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +6427 clk cpu0 R X27 0000000000000010 +6428 clk cpu0 IT (6392) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +6428 clk cpu0 R cpsr 820003c5 +6429 clk cpu0 IT (6393) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +6430 clk cpu0 IT (6394) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +6430 clk cpu0 R X8 00000000FFFFFFF8 +6431 clk cpu0 IT (6395) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6431 clk cpu0 R cpsr 020003c5 +6431 clk cpu0 R X9 000000000000006E +6432 clk cpu0 IS (6396) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6433 clk cpu0 IT (6397) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6433 clk cpu0 R cpsr 220003c5 +6434 clk cpu0 IS (6398) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6435 clk cpu0 IT (6399) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6435 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6435 clk cpu0 R X9 0000000013000000 +6436 clk cpu0 IT (6400) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6436 clk cpu0 R cpsr 820003c5 +6436 clk cpu0 R X8 00000000FFFFFFF9 +6437 clk cpu0 IT (6401) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6437 clk cpu0 MW1 13000000:000013000000_NS 6e +6438 clk cpu0 IT (6402) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6438 clk cpu0 R X0 002078253D206F66 +6439 clk cpu0 IT (6403) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6440 clk cpu0 IT (6404) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6440 clk cpu0 R cpsr 020003c5 +6440 clk cpu0 R X9 0000000000000066 +6441 clk cpu0 IS (6405) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6442 clk cpu0 IT (6406) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6442 clk cpu0 R cpsr 220003c5 +6443 clk cpu0 IS (6407) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6444 clk cpu0 IT (6408) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6444 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6444 clk cpu0 R X9 0000000013000000 +6445 clk cpu0 IT (6409) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6445 clk cpu0 R cpsr 820003c5 +6445 clk cpu0 R X8 00000000FFFFFFFA +6446 clk cpu0 IT (6410) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6446 clk cpu0 MW1 13000000:000013000000_NS 66 +6447 clk cpu0 IT (6411) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6447 clk cpu0 R X0 00002078253D206F +6448 clk cpu0 IT (6412) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6449 clk cpu0 IT (6413) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6449 clk cpu0 R cpsr 020003c5 +6449 clk cpu0 R X9 000000000000006F +6450 clk cpu0 IS (6414) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6451 clk cpu0 IT (6415) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6451 clk cpu0 R cpsr 220003c5 +6452 clk cpu0 IS (6416) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6453 clk cpu0 IT (6417) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6453 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6453 clk cpu0 R X9 0000000013000000 +6454 clk cpu0 IT (6418) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6454 clk cpu0 R cpsr 820003c5 +6454 clk cpu0 R X8 00000000FFFFFFFB +6455 clk cpu0 IT (6419) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6455 clk cpu0 MW1 13000000:000013000000_NS 6f +6456 clk cpu0 IT (6420) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6456 clk cpu0 R X0 0000002078253D20 +6457 clk cpu0 IT (6421) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6458 clk cpu0 IT (6422) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6458 clk cpu0 R cpsr 020003c5 +6458 clk cpu0 R X9 0000000000000020 +6459 clk cpu0 IS (6423) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6460 clk cpu0 IT (6424) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6460 clk cpu0 R cpsr 820003c5 +6461 clk cpu0 IS (6425) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6462 clk cpu0 IT (6426) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6462 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6462 clk cpu0 R X9 0000000013000000 +6463 clk cpu0 IT (6427) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6463 clk cpu0 R cpsr 820003c5 +6463 clk cpu0 R X8 00000000FFFFFFFC +6464 clk cpu0 IT (6428) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6464 clk cpu0 MW1 13000000:000013000000_NS 20 +6465 clk cpu0 IT (6429) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6465 clk cpu0 R X0 000000002078253D +6466 clk cpu0 IT (6430) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6467 clk cpu0 IT (6431) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6467 clk cpu0 R cpsr 020003c5 +6467 clk cpu0 R X9 000000000000003D +6468 clk cpu0 IS (6432) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6469 clk cpu0 IT (6433) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6469 clk cpu0 R cpsr 220003c5 +6470 clk cpu0 IS (6434) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6471 clk cpu0 IT (6435) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6471 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6471 clk cpu0 R X9 0000000013000000 +6472 clk cpu0 IT (6436) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6472 clk cpu0 R cpsr 820003c5 +6472 clk cpu0 R X8 00000000FFFFFFFD +6473 clk cpu0 IT (6437) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6473 clk cpu0 MW1 13000000:000013000000_NS 3d +6474 clk cpu0 IT (6438) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6474 clk cpu0 R X0 0000000000207825 +6475 clk cpu0 IT (6439) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6476 clk cpu0 IT (6440) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6476 clk cpu0 R cpsr 020003c5 +6476 clk cpu0 R X9 0000000000000025 +6477 clk cpu0 IS (6441) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6478 clk cpu0 IT (6442) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6478 clk cpu0 R cpsr 620003c5 +6479 clk cpu0 IT (6443) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6480 clk cpu0 IT (6444) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +6480 clk cpu0 R X8 000000000000000D +6481 clk cpu0 IT (6445) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +6481 clk cpu0 R X9 0000000000000014 +6482 clk cpu0 IT (6446) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +6482 clk cpu0 R X9 000000000004CCE4 +6483 clk cpu0 IT (6447) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +6483 clk cpu0 R cpsr 020003c5 +6484 clk cpu0 IT (6448) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +6484 clk cpu0 R X27 000000000004CCE4 +6485 clk cpu0 IT (6449) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +6485 clk cpu0 R X20 000000000004CCE5 +6486 clk cpu0 IT (6450) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +6487 clk cpu0 IT (6451) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6487 clk cpu0 MR1 0004cce5:00001004cce5_NS 25 +6487 clk cpu0 R X8 0000000000000025 +6488 clk cpu0 IT (6452) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6488 clk cpu0 R cpsr 620003c5 +6489 clk cpu0 IT (6453) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6490 clk cpu0 IT (6454) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +6490 clk cpu0 MW4 03029734:000000829734_NS 00000000 +6491 clk cpu0 IT (6455) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +6491 clk cpu0 R X27 000000000004CCE5 +6492 clk cpu0 IT (6456) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +6492 clk cpu0 MR1 0004cce6:00001004cce6_NS 78 +6492 clk cpu0 R X27 000000000004CCE6 +6492 clk cpu0 R X28 0000000000000078 +6493 clk cpu0 IT (6457) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +6493 clk cpu0 R cpsr 220003c5 +6494 clk cpu0 IS (6458) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +6495 clk cpu0 IT (6459) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +6496 clk cpu0 IT (6460) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +6496 clk cpu0 R X8 0000000000000020 +6497 clk cpu0 IT (6461) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +6497 clk cpu0 R cpsr 620003c5 +6498 clk cpu0 IS (6462) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +6499 clk cpu0 IT (6463) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +6499 clk cpu0 R X9 0000000000092CE0 +6500 clk cpu0 IT (6464) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +6500 clk cpu0 MR1 0004c128:00001004c128_NS 00 +6500 clk cpu0 R X10 0000000000000000 +6501 clk cpu0 IT (6465) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +6501 clk cpu0 R X9 0000000000092CE0 +6502 clk cpu0 IT (6466) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +6502 clk cpu0 R cpsr 620007c5 +6503 clk cpu0 IT (6467) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +6503 clk cpu0 MR4 03700548:000000f00548_NS ffffffd0 +6503 clk cpu0 R cpsr 620003c5 +6503 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +6504 clk cpu0 IS (6468) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +6505 clk cpu0 IT (6469) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +6505 clk cpu0 R X9 00000000FFFFFFD8 +6506 clk cpu0 IT (6470) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +6506 clk cpu0 R cpsr a20003c5 +6507 clk cpu0 IT (6471) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +6507 clk cpu0 MW4 03700548:000000f00548_NS ffffffd8 +6508 clk cpu0 IT (6472) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +6509 clk cpu0 IT (6473) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +6509 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +6509 clk cpu0 R X9 0000000003700530 +6510 clk cpu0 IT (6474) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +6510 clk cpu0 R X8 0000000003700500 +6511 clk cpu0 IT (6475) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +6512 clk cpu0 IT (6476) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +6512 clk cpu0 MR8 03700500:000000f00500_NS 00000000_00030001 +6512 clk cpu0 R X0 0000000000030001 +6513 clk cpu0 IT (6477) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +6513 clk cpu0 R X1 0000000000000010 +6514 clk cpu0 IT (6478) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +6514 clk cpu0 R X30 0000000000092D10 +6515 clk cpu0 IT (6479) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +6515 clk cpu0 R SP_EL1 0000000003700440 +6516 clk cpu0 IT (6480) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +6516 clk cpu0 R X8 3030303030303030 +6517 clk cpu0 IT (6481) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +6517 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +6517 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +6518 clk cpu0 IT (6482) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +6518 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +6519 clk cpu0 IS (6483) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +6519 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b4 ALLOC 0x000010095680_NS +6519 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15a0 ALLOC 0x000010095680_NS +6520 clk cpu0 IT (6484) 00095680:000010095680_NS aa1f03eb O EL1h_n : MOV x11,xzr +6520 clk cpu0 R X11 0000000000000000 +6521 clk cpu0 IT (6485) 00095684:000010095684_NS 2a0103e8 O EL1h_n : MOV w8,w1 +6521 clk cpu0 R X8 0000000000000010 +6522 clk cpu0 IT (6486) 00095688:000010095688_NS 1103dc29 O EL1h_n : ADD w9,w1,#0xf7 +6522 clk cpu0 R X9 0000000000000107 +6523 clk cpu0 IT (6487) 0009568c:00001009568c_NS 910023ea O EL1h_n : ADD x10,sp,#8 +6523 clk cpu0 R X10 0000000003700448 +6524 clk cpu0 IT (6488) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +6524 clk cpu0 R X12 0000000000003000 +6525 clk cpu0 IT (6489) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +6525 clk cpu0 R X13 0000000000000001 +6526 clk cpu0 IT (6490) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +6526 clk cpu0 R cpsr 820003c5 +6527 clk cpu0 IT (6491) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +6527 clk cpu0 R X14 0000000000000000 +6528 clk cpu0 IT (6492) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +6528 clk cpu0 R X13 0000000000000001 +6529 clk cpu0 IT (6493) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +6529 clk cpu0 R X13 0000000000000031 +6530 clk cpu0 IT (6494) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +6530 clk cpu0 R cpsr 220003c5 +6531 clk cpu0 IT (6495) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +6531 clk cpu0 MW1 03700448:000000f00448_NS 31 +6532 clk cpu0 IT (6496) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +6532 clk cpu0 R X11 0000000000000001 +6533 clk cpu0 IT (6497) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +6533 clk cpu0 R X0 0000000000003000 +6534 clk cpu0 IT (6498) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +6535 clk cpu0 IT (6499) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +6535 clk cpu0 R X12 0000000000000300 +6536 clk cpu0 IT (6500) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +6536 clk cpu0 R X13 0000000000000000 +6537 clk cpu0 IT (6501) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +6537 clk cpu0 R cpsr 820003c5 +6538 clk cpu0 IT (6502) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +6538 clk cpu0 R X14 0000000000000000 +6539 clk cpu0 IT (6503) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +6539 clk cpu0 R X13 0000000000000000 +6540 clk cpu0 IT (6504) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +6540 clk cpu0 R X13 0000000000000030 +6541 clk cpu0 IT (6505) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +6541 clk cpu0 R cpsr 220003c5 +6542 clk cpu0 IT (6506) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +6542 clk cpu0 MW1 03700449:000000f00449_NS 30 +6543 clk cpu0 IT (6507) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +6543 clk cpu0 R X11 0000000000000002 +6544 clk cpu0 IT (6508) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +6544 clk cpu0 R X0 0000000000000300 +6545 clk cpu0 IT (6509) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +6546 clk cpu0 IT (6510) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +6546 clk cpu0 R X12 0000000000000030 +6547 clk cpu0 IT (6511) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +6547 clk cpu0 R X13 0000000000000000 +6548 clk cpu0 IT (6512) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +6548 clk cpu0 R cpsr 820003c5 +6549 clk cpu0 IT (6513) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +6549 clk cpu0 R X14 0000000000000000 +6550 clk cpu0 IT (6514) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +6550 clk cpu0 R X13 0000000000000000 +6551 clk cpu0 IT (6515) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +6551 clk cpu0 R X13 0000000000000030 +6552 clk cpu0 IT (6516) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +6552 clk cpu0 R cpsr 220003c5 +6553 clk cpu0 IT (6517) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +6553 clk cpu0 MW1 0370044a:000000f0044a_NS 30 +6554 clk cpu0 IT (6518) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +6554 clk cpu0 R X11 0000000000000003 +6555 clk cpu0 IT (6519) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +6555 clk cpu0 R X0 0000000000000030 +6556 clk cpu0 IT (6520) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +6557 clk cpu0 IT (6521) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +6557 clk cpu0 R X12 0000000000000003 +6558 clk cpu0 IT (6522) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +6558 clk cpu0 R X13 0000000000000000 +6559 clk cpu0 IT (6523) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +6559 clk cpu0 R cpsr 820003c5 +6560 clk cpu0 IT (6524) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +6560 clk cpu0 R X14 0000000000000000 +6561 clk cpu0 IT (6525) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +6561 clk cpu0 R X13 0000000000000000 +6562 clk cpu0 IT (6526) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +6562 clk cpu0 R X13 0000000000000030 +6563 clk cpu0 IT (6527) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +6563 clk cpu0 R cpsr 220003c5 +6564 clk cpu0 IT (6528) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +6564 clk cpu0 MW1 0370044b:000000f0044b_NS 30 +6565 clk cpu0 IT (6529) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +6565 clk cpu0 R X11 0000000000000004 +6566 clk cpu0 IT (6530) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +6566 clk cpu0 R X0 0000000000000003 +6567 clk cpu0 IT (6531) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +6568 clk cpu0 IT (6532) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +6568 clk cpu0 R X12 0000000000000000 +6569 clk cpu0 IT (6533) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +6569 clk cpu0 R X13 0000000000000003 +6570 clk cpu0 IT (6534) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +6570 clk cpu0 R cpsr 820003c5 +6571 clk cpu0 IT (6535) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +6571 clk cpu0 R X14 0000000000000000 +6572 clk cpu0 IT (6536) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +6572 clk cpu0 R X13 0000000000000003 +6573 clk cpu0 IT (6537) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +6573 clk cpu0 R X13 0000000000000033 +6574 clk cpu0 IT (6538) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +6574 clk cpu0 R cpsr 820003c5 +6575 clk cpu0 IT (6539) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +6575 clk cpu0 MW1 0370044c:000000f0044c_NS 33 +6576 clk cpu0 IT (6540) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +6576 clk cpu0 R X11 0000000000000005 +6577 clk cpu0 IT (6541) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +6577 clk cpu0 R X0 0000000000000000 +6578 clk cpu0 IS (6542) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +6579 clk cpu0 IT (6543) 000956bc:0000100956bc_NS 14000002 O EL1h_n : B 0x956c4 +6580 clk cpu0 IT (6544) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +6580 clk cpu0 R X8 0000000003029000 +6581 clk cpu0 IT (6545) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +6581 clk cpu0 MR4 03029734:000000829734_NS 00000000 +6581 clk cpu0 R X8 0000000000000000 +6582 clk cpu0 IT (6546) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +6582 clk cpu0 R cpsr 820003c5 +6583 clk cpu0 IT (6547) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +6583 clk cpu0 R X8 0000000000000005 +6584 clk cpu0 IT (6548) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +6584 clk cpu0 R cpsr 220003c5 +6585 clk cpu0 IS (6549) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +6586 clk cpu0 IT (6550) 000956dc:0000100956dc_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +6586 clk cpu0 R X9 0000000003700448 +6587 clk cpu0 IT (6551) 000956e0:0000100956e0_NS 93407d08 O EL1h_n : SXTW x8,w8 +6587 clk cpu0 R X8 0000000000000005 +6588 clk cpu0 IT (6552) 000956e4:0000100956e4_NS d1000529 O EL1h_n : SUB x9,x9,#1 +6588 clk cpu0 R X9 0000000003700447 +6589 clk cpu0 IT (6553) 000956e8:0000100956e8_NS b0030c0a O EL1h_n : ADRP x10,0x62166e8 +6589 clk cpu0 R X10 0000000006216000 +6590 clk cpu0 IT (6554) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +6590 clk cpu0 MR1 0370044c:000000f0044c_NS 33 +6590 clk cpu0 R X11 0000000000000033 +6591 clk cpu0 IT (6555) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +6591 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6591 clk cpu0 R X12 0000000013000000 +6592 clk cpu0 IT (6556) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +6592 clk cpu0 R X8 0000000000000004 +6593 clk cpu0 IT (6557) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +6593 clk cpu0 R cpsr 220003c5 +6594 clk cpu0 IT (6558) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +6594 clk cpu0 MW1 13000000:000013000000_NS 33 +6595 clk cpu0 IT (6559) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +6596 clk cpu0 IT (6560) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +6596 clk cpu0 MR1 0370044b:000000f0044b_NS 30 +6596 clk cpu0 R X11 0000000000000030 +6597 clk cpu0 IT (6561) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +6597 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6597 clk cpu0 R X12 0000000013000000 +6598 clk cpu0 IT (6562) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +6598 clk cpu0 R X8 0000000000000003 +6599 clk cpu0 IT (6563) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +6599 clk cpu0 R cpsr 220003c5 +6600 clk cpu0 IT (6564) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +6600 clk cpu0 MW1 13000000:000013000000_NS 30 +6601 clk cpu0 IT (6565) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +6602 clk cpu0 IT (6566) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +6602 clk cpu0 MR1 0370044a:000000f0044a_NS 30 +6602 clk cpu0 R X11 0000000000000030 +6603 clk cpu0 IT (6567) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +6603 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6603 clk cpu0 R X12 0000000013000000 +6604 clk cpu0 IT (6568) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +6604 clk cpu0 R X8 0000000000000002 +6605 clk cpu0 IT (6569) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +6605 clk cpu0 R cpsr 220003c5 +6606 clk cpu0 IT (6570) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +6606 clk cpu0 MW1 13000000:000013000000_NS 30 +6607 clk cpu0 IT (6571) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +6608 clk cpu0 IT (6572) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +6608 clk cpu0 MR1 03700449:000000f00449_NS 30 +6608 clk cpu0 R X11 0000000000000030 +6609 clk cpu0 IT (6573) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +6609 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6609 clk cpu0 R X12 0000000013000000 +6610 clk cpu0 IT (6574) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +6610 clk cpu0 R X8 0000000000000001 +6611 clk cpu0 IT (6575) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +6611 clk cpu0 R cpsr 220003c5 +6612 clk cpu0 IT (6576) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +6612 clk cpu0 MW1 13000000:000013000000_NS 30 +6613 clk cpu0 IT (6577) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +6614 clk cpu0 IT (6578) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +6614 clk cpu0 MR1 03700448:000000f00448_NS 31 +6614 clk cpu0 R X11 0000000000000031 +6615 clk cpu0 IT (6579) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +6615 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6615 clk cpu0 R X12 0000000013000000 +6616 clk cpu0 IT (6580) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +6616 clk cpu0 R X8 0000000000000000 +6617 clk cpu0 IT (6581) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +6617 clk cpu0 R cpsr 620003c5 +6618 clk cpu0 IT (6582) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +6618 clk cpu0 MW1 13000000:000013000000_NS 31 +6619 clk cpu0 IS (6583) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +6620 clk cpu0 IT (6584) 00095704:000010095704_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +6620 clk cpu0 R SP_EL1 0000000003700460 +6621 clk cpu0 IT (6585) 00095708:000010095708_NS d65f03c0 O EL1h_n : RET +6622 clk cpu0 IT (6586) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +6622 clk cpu0 R X20 000000000004CCE7 +6623 clk cpu0 IT (6587) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +6624 clk cpu0 IT (6588) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6624 clk cpu0 MR1 0004cce7:00001004cce7_NS 20 +6624 clk cpu0 R X8 0000000000000020 +6625 clk cpu0 IT (6589) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6625 clk cpu0 R cpsr 820003c5 +6626 clk cpu0 IS (6590) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6627 clk cpu0 IS (6591) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6628 clk cpu0 IT (6592) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6628 clk cpu0 R cpsr 020003c5 +6629 clk cpu0 IT (6593) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6630 clk cpu0 IT (6594) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6630 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6630 clk cpu0 R X9 0000000013000000 +6631 clk cpu0 IT (6595) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6631 clk cpu0 R X27 000000000004CCE7 +6632 clk cpu0 IT (6596) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6632 clk cpu0 R X20 000000000004CCE8 +6633 clk cpu0 IT (6597) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6633 clk cpu0 MW1 13000000:000013000000_NS 20 +6634 clk cpu0 IT (6598) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6634 clk cpu0 MR1 0004cce8:00001004cce8_NS 2c +6634 clk cpu0 R X8 000000000000002C +6635 clk cpu0 IT (6599) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6635 clk cpu0 R cpsr 220003c5 +6636 clk cpu0 IS (6600) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6637 clk cpu0 IS (6601) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6638 clk cpu0 IT (6602) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6638 clk cpu0 R cpsr 420003c5 +6639 clk cpu0 IS (6603) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6640 clk cpu0 IT (6604) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +6640 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +6640 clk cpu0 R X8 0000000000000000 +6641 clk cpu0 IT (6605) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +6641 clk cpu0 MR8 0004cce8:00001004cce8_NS 6c652072_7575632c +6641 clk cpu0 R X0 6C6520727575632C +6642 clk cpu0 IT (6606) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +6642 clk cpu0 R cpsr 820003c5 +6643 clk cpu0 IT (6607) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +6644 clk cpu0 IT (6608) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +6644 clk cpu0 R X27 0000000000000000 +6645 clk cpu0 IT (6609) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +6645 clk cpu0 R X28 000000000004CCE8 +6646 clk cpu0 IT (6610) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +6646 clk cpu0 R X8 00000000FFFFFFF8 +6647 clk cpu0 IT (6611) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6647 clk cpu0 R cpsr 020003c5 +6647 clk cpu0 R X9 000000000000002C +6648 clk cpu0 IS (6612) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6649 clk cpu0 IT (6613) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6649 clk cpu0 R cpsr 220003c5 +6650 clk cpu0 IS (6614) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6651 clk cpu0 IT (6615) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6651 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6651 clk cpu0 R X9 0000000013000000 +6652 clk cpu0 IT (6616) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6652 clk cpu0 R cpsr 820003c5 +6652 clk cpu0 R X8 00000000FFFFFFF9 +6653 clk cpu0 IT (6617) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6653 clk cpu0 MW1 13000000:000013000000_NS 2c +6654 clk cpu0 IT (6618) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6654 clk cpu0 R X0 006C652072757563 +6655 clk cpu0 IT (6619) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6656 clk cpu0 IT (6620) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6656 clk cpu0 R cpsr 020003c5 +6656 clk cpu0 R X9 0000000000000063 +6657 clk cpu0 IS (6621) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6658 clk cpu0 IT (6622) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6658 clk cpu0 R cpsr 220003c5 +6659 clk cpu0 IS (6623) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6660 clk cpu0 IT (6624) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6660 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6660 clk cpu0 R X9 0000000013000000 +6661 clk cpu0 IT (6625) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6661 clk cpu0 R cpsr 820003c5 +6661 clk cpu0 R X8 00000000FFFFFFFA +6662 clk cpu0 IT (6626) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6662 clk cpu0 MW1 13000000:000013000000_NS 63 +6663 clk cpu0 IT (6627) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6663 clk cpu0 R X0 00006C6520727575 +6664 clk cpu0 IT (6628) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6665 clk cpu0 IT (6629) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6665 clk cpu0 R cpsr 020003c5 +6665 clk cpu0 R X9 0000000000000075 +6666 clk cpu0 IS (6630) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6667 clk cpu0 IT (6631) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6667 clk cpu0 R cpsr 220003c5 +6668 clk cpu0 IS (6632) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6669 clk cpu0 IT (6633) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6669 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6669 clk cpu0 R X9 0000000013000000 +6670 clk cpu0 IT (6634) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6670 clk cpu0 R cpsr 820003c5 +6670 clk cpu0 R X8 00000000FFFFFFFB +6671 clk cpu0 IT (6635) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6671 clk cpu0 MW1 13000000:000013000000_NS 75 +6672 clk cpu0 IT (6636) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6672 clk cpu0 R X0 0000006C65207275 +6673 clk cpu0 IT (6637) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6674 clk cpu0 IT (6638) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6674 clk cpu0 R cpsr 020003c5 +6674 clk cpu0 R X9 0000000000000075 +6675 clk cpu0 IS (6639) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6676 clk cpu0 IT (6640) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6676 clk cpu0 R cpsr 220003c5 +6677 clk cpu0 IS (6641) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6678 clk cpu0 IT (6642) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6678 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6678 clk cpu0 R X9 0000000013000000 +6679 clk cpu0 IT (6643) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6679 clk cpu0 R cpsr 820003c5 +6679 clk cpu0 R X8 00000000FFFFFFFC +6680 clk cpu0 IT (6644) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6680 clk cpu0 MW1 13000000:000013000000_NS 75 +6681 clk cpu0 IT (6645) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6681 clk cpu0 R X0 000000006C652072 +6682 clk cpu0 IT (6646) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6683 clk cpu0 IT (6647) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6683 clk cpu0 R cpsr 020003c5 +6683 clk cpu0 R X9 0000000000000072 +6684 clk cpu0 IS (6648) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6685 clk cpu0 IT (6649) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6685 clk cpu0 R cpsr 220003c5 +6686 clk cpu0 IS (6650) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6687 clk cpu0 IT (6651) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6687 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6687 clk cpu0 R X9 0000000013000000 +6688 clk cpu0 IT (6652) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6688 clk cpu0 R cpsr 820003c5 +6688 clk cpu0 R X8 00000000FFFFFFFD +6689 clk cpu0 IT (6653) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6689 clk cpu0 MW1 13000000:000013000000_NS 72 +6690 clk cpu0 IT (6654) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6690 clk cpu0 R X0 00000000006C6520 +6691 clk cpu0 IT (6655) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6692 clk cpu0 IT (6656) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6692 clk cpu0 R cpsr 020003c5 +6692 clk cpu0 R X9 0000000000000020 +6693 clk cpu0 IS (6657) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6694 clk cpu0 IT (6658) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6694 clk cpu0 R cpsr 820003c5 +6695 clk cpu0 IS (6659) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6696 clk cpu0 IT (6660) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6696 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6696 clk cpu0 R X9 0000000013000000 +6697 clk cpu0 IT (6661) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6697 clk cpu0 R cpsr 820003c5 +6697 clk cpu0 R X8 00000000FFFFFFFE +6698 clk cpu0 IT (6662) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6698 clk cpu0 MW1 13000000:000013000000_NS 20 +6699 clk cpu0 IT (6663) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6699 clk cpu0 R X0 0000000000006C65 +6700 clk cpu0 IT (6664) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6701 clk cpu0 IT (6665) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6701 clk cpu0 R cpsr 020003c5 +6701 clk cpu0 R X9 0000000000000065 +6702 clk cpu0 IS (6666) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6703 clk cpu0 IT (6667) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6703 clk cpu0 R cpsr 220003c5 +6704 clk cpu0 IS (6668) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6705 clk cpu0 IT (6669) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6705 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6705 clk cpu0 R X9 0000000013000000 +6706 clk cpu0 IT (6670) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6706 clk cpu0 R cpsr 820003c5 +6706 clk cpu0 R X8 00000000FFFFFFFF +6707 clk cpu0 IT (6671) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6707 clk cpu0 MW1 13000000:000013000000_NS 65 +6708 clk cpu0 IT (6672) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6708 clk cpu0 R X0 000000000000006C +6709 clk cpu0 IT (6673) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6710 clk cpu0 IT (6674) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6710 clk cpu0 R cpsr 020003c5 +6710 clk cpu0 R X9 000000000000006C +6711 clk cpu0 IS (6675) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6712 clk cpu0 IT (6676) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6712 clk cpu0 R cpsr 220003c5 +6713 clk cpu0 IS (6677) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6714 clk cpu0 IT (6678) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6714 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6714 clk cpu0 R X9 0000000013000000 +6715 clk cpu0 IT (6679) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6715 clk cpu0 R cpsr 620003c5 +6715 clk cpu0 R X8 0000000000000000 +6716 clk cpu0 IT (6680) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6716 clk cpu0 MW1 13000000:000013000000_NS 6c +6717 clk cpu0 IT (6681) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6717 clk cpu0 R X0 0000000000000000 +6718 clk cpu0 IS (6682) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6719 clk cpu0 IT (6683) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +6719 clk cpu0 MR8 0004ccf0:00001004ccf0_NS 740a000a_78253d20 +6719 clk cpu0 R X0 740A000A78253D20 +6719 clk cpu0 R X28 000000000004CCF0 +6720 clk cpu0 IT (6684) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +6720 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +6720 clk cpu0 R X9 0000000000000000 +6721 clk cpu0 IT (6685) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +6721 clk cpu0 R X8 0000000000000000 +6722 clk cpu0 IT (6686) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +6722 clk cpu0 R X27 0000000000000008 +6723 clk cpu0 IT (6687) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +6723 clk cpu0 R cpsr 820003c5 +6724 clk cpu0 IT (6688) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +6725 clk cpu0 IT (6689) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +6725 clk cpu0 R X8 00000000FFFFFFF8 +6726 clk cpu0 IT (6690) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6726 clk cpu0 R cpsr 020003c5 +6726 clk cpu0 R X9 0000000000000020 +6727 clk cpu0 IS (6691) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6728 clk cpu0 IT (6692) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6728 clk cpu0 R cpsr 820003c5 +6729 clk cpu0 IS (6693) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6730 clk cpu0 IT (6694) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6730 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6730 clk cpu0 R X9 0000000013000000 +6731 clk cpu0 IT (6695) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6731 clk cpu0 R cpsr 820003c5 +6731 clk cpu0 R X8 00000000FFFFFFF9 +6732 clk cpu0 IT (6696) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6732 clk cpu0 MW1 13000000:000013000000_NS 20 +6733 clk cpu0 IT (6697) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6733 clk cpu0 R X0 00740A000A78253D +6734 clk cpu0 IT (6698) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6735 clk cpu0 IT (6699) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6735 clk cpu0 R cpsr 020003c5 +6735 clk cpu0 R X9 000000000000003D +6736 clk cpu0 IS (6700) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6737 clk cpu0 IT (6701) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6737 clk cpu0 R cpsr 220003c5 +6738 clk cpu0 IS (6702) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6739 clk cpu0 IT (6703) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6739 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6739 clk cpu0 R X9 0000000013000000 +6740 clk cpu0 IT (6704) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +6740 clk cpu0 R cpsr 820003c5 +6740 clk cpu0 R X8 00000000FFFFFFFA +6741 clk cpu0 IT (6705) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +6741 clk cpu0 MW1 13000000:000013000000_NS 3d +6742 clk cpu0 IT (6706) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +6742 clk cpu0 R X0 0000740A000A7825 +6743 clk cpu0 IT (6707) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +6744 clk cpu0 IT (6708) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +6744 clk cpu0 R cpsr 020003c5 +6744 clk cpu0 R X9 0000000000000025 +6745 clk cpu0 IS (6709) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +6746 clk cpu0 IT (6710) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +6746 clk cpu0 R cpsr 620003c5 +6747 clk cpu0 IT (6711) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +6748 clk cpu0 IT (6712) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +6748 clk cpu0 R X8 0000000000000002 +6749 clk cpu0 IT (6713) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +6749 clk cpu0 R X9 0000000000000009 +6750 clk cpu0 IT (6714) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +6750 clk cpu0 R X9 000000000004CCF1 +6751 clk cpu0 IT (6715) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +6751 clk cpu0 R cpsr 020003c5 +6752 clk cpu0 IT (6716) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +6752 clk cpu0 R X27 000000000004CCF1 +6753 clk cpu0 IT (6717) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +6753 clk cpu0 R X20 000000000004CCF2 +6754 clk cpu0 IT (6718) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +6755 clk cpu0 IT (6719) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6755 clk cpu0 MR1 0004ccf2:00001004ccf2_NS 25 +6755 clk cpu0 R X8 0000000000000025 +6756 clk cpu0 IT (6720) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6756 clk cpu0 R cpsr 620003c5 +6757 clk cpu0 IT (6721) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6758 clk cpu0 IT (6722) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +6758 clk cpu0 MW4 03029734:000000829734_NS 00000000 +6759 clk cpu0 IT (6723) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +6759 clk cpu0 R X27 000000000004CCF2 +6760 clk cpu0 IT (6724) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +6760 clk cpu0 MR1 0004ccf3:00001004ccf3_NS 78 +6760 clk cpu0 R X27 000000000004CCF3 +6760 clk cpu0 R X28 0000000000000078 +6761 clk cpu0 IT (6725) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +6761 clk cpu0 R cpsr 220003c5 +6762 clk cpu0 IS (6726) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +6763 clk cpu0 IT (6727) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +6764 clk cpu0 IT (6728) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +6764 clk cpu0 R X8 0000000000000020 +6765 clk cpu0 IT (6729) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +6765 clk cpu0 R cpsr 620003c5 +6766 clk cpu0 IS (6730) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +6767 clk cpu0 IT (6731) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +6767 clk cpu0 R X9 0000000000092CE0 +6768 clk cpu0 IT (6732) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +6768 clk cpu0 MR1 0004c128:00001004c128_NS 00 +6768 clk cpu0 R X10 0000000000000000 +6769 clk cpu0 IT (6733) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +6769 clk cpu0 R X9 0000000000092CE0 +6770 clk cpu0 IT (6734) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +6770 clk cpu0 R cpsr 620007c5 +6771 clk cpu0 IT (6735) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +6771 clk cpu0 MR4 03700548:000000f00548_NS ffffffd8 +6771 clk cpu0 R cpsr 620003c5 +6771 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +6772 clk cpu0 IS (6736) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +6773 clk cpu0 IT (6737) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +6773 clk cpu0 R X9 00000000FFFFFFE0 +6774 clk cpu0 IT (6738) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +6774 clk cpu0 R cpsr a20003c5 +6775 clk cpu0 IT (6739) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +6775 clk cpu0 MW4 03700548:000000f00548_NS ffffffe0 +6776 clk cpu0 IT (6740) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +6777 clk cpu0 IT (6741) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +6777 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +6777 clk cpu0 R X9 0000000003700530 +6778 clk cpu0 IT (6742) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +6778 clk cpu0 R X8 0000000003700508 +6779 clk cpu0 IT (6743) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +6780 clk cpu0 IT (6744) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +6780 clk cpu0 MR8 03700508:000000f00508_NS 00000000_00000000 +6780 clk cpu0 R X0 0000000000000000 +6781 clk cpu0 IT (6745) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +6781 clk cpu0 R X1 0000000000000010 +6782 clk cpu0 IT (6746) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +6782 clk cpu0 R X30 0000000000092D10 +6783 clk cpu0 IT (6747) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +6783 clk cpu0 R SP_EL1 0000000003700440 +6784 clk cpu0 IT (6748) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +6784 clk cpu0 R X8 3030303030303030 +6785 clk cpu0 IT (6749) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +6785 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +6785 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +6786 clk cpu0 IT (6750) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +6786 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +6787 clk cpu0 IT (6751) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +6788 clk cpu0 IT (6752) 000956c0:0000100956c0_NS 2a1f03eb O EL1h_n : MOV w11,wzr +6788 clk cpu0 R X11 0000000000000000 +6789 clk cpu0 IT (6753) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +6789 clk cpu0 R X8 0000000003029000 +6790 clk cpu0 IT (6754) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +6790 clk cpu0 MR4 03029734:000000829734_NS 00000000 +6790 clk cpu0 R X8 0000000000000000 +6791 clk cpu0 IT (6755) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +6791 clk cpu0 R cpsr 620003c5 +6792 clk cpu0 IT (6756) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +6792 clk cpu0 R X8 0000000000000000 +6793 clk cpu0 IT (6757) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +6793 clk cpu0 R cpsr 820003c5 +6794 clk cpu0 IT (6758) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +6795 clk cpu0 IT (6759) 0009570c:00001009570c_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +6795 clk cpu0 R X9 0000000003700448 +6796 clk cpu0 IT (6760) 00095710:000010095710_NS b0030c0a O EL1h_n : ADRP x10,0x6216710 +6796 clk cpu0 R X10 0000000006216000 +6797 clk cpu0 IT (6761) 00095714:000010095714_NS 38684928 O EL1h_n : LDRB w8,[x9,w8,UXTW] +6797 clk cpu0 MR1 03700448:000000f00448_NS 30 +6797 clk cpu0 R X8 0000000000000030 +6798 clk cpu0 IT (6762) 00095718:000010095718_NS f9407149 O EL1h_n : LDR x9,[x10,#0xe0] +6798 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6798 clk cpu0 R X9 0000000013000000 +6799 clk cpu0 IT (6763) 0009571c:00001009571c_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6799 clk cpu0 MW1 13000000:000013000000_NS 30 +6800 clk cpu0 IT (6764) 00095720:000010095720_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +6800 clk cpu0 R SP_EL1 0000000003700460 +6801 clk cpu0 IT (6765) 00095724:000010095724_NS d65f03c0 O EL1h_n : RET +6802 clk cpu0 IT (6766) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +6802 clk cpu0 R X20 000000000004CCF4 +6803 clk cpu0 IT (6767) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +6804 clk cpu0 IT (6768) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6804 clk cpu0 MR1 0004ccf4:00001004ccf4_NS 0a +6804 clk cpu0 R X8 000000000000000A +6805 clk cpu0 IT (6769) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6805 clk cpu0 R cpsr 820003c5 +6806 clk cpu0 IS (6770) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6807 clk cpu0 IS (6771) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6808 clk cpu0 IT (6772) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +6808 clk cpu0 R cpsr 020003c5 +6809 clk cpu0 IT (6773) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +6810 clk cpu0 IT (6774) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +6810 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +6810 clk cpu0 R X9 0000000013000000 +6811 clk cpu0 IT (6775) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +6811 clk cpu0 R X27 000000000004CCF4 +6812 clk cpu0 IT (6776) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +6812 clk cpu0 R X20 000000000004CCF5 +TUBE CPU0: Enable tracetrace.el info =30001 ,cuur el =0 +6813 clk cpu0 IT (6777) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +6813 clk cpu0 MW1 13000000:000013000000_NS 0a +6814 clk cpu0 IT (6778) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +6814 clk cpu0 MR1 0004ccf5:00001004ccf5_NS 00 +6814 clk cpu0 R X8 0000000000000000 +6815 clk cpu0 IT (6779) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +6815 clk cpu0 R cpsr 820003c5 +6816 clk cpu0 IS (6780) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +6817 clk cpu0 IT (6781) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +6818 clk cpu0 IT (6782) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +6819 clk cpu0 IT (6783) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +6819 clk cpu0 MR8 037004f0:000000f004f0_NS 00000000_0004ccc9 +6819 clk cpu0 MR8 037004f8:000000f004f8_NS 00000000_0009c560 +6819 clk cpu0 R X19 000000000004CCC9 +6819 clk cpu0 R X30 000000000009C560 +6820 clk cpu0 IT (6784) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +6820 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_00000000 +6820 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_03008528 +6820 clk cpu0 R X20 0000000003008528 +6820 clk cpu0 R X21 0000000000000000 +6821 clk cpu0 IT (6785) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +6821 clk cpu0 MR8 037004d0:000000f004d0_NS fffe0000_00003fff +6821 clk cpu0 MR8 037004d8:000000f004d8_NS ffffffff_fffe0003 +6821 clk cpu0 R X22 FFFFFFFFFFFE0003 +6821 clk cpu0 R X23 FFFE000000003FFF +6822 clk cpu0 IT (6786) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +6822 clk cpu0 MR8 037004c0:000000f004c0_NS 00000000_0000003c +6822 clk cpu0 MR8 037004c8:000000f004c8_NS 00000000_00007c00 +6822 clk cpu0 R X24 0000000000007C00 +6822 clk cpu0 R X25 000000000000003C +6823 clk cpu0 IT (6787) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +6823 clk cpu0 MR8 037004b0:000000f004b0_NS 00010001_00010001 +6823 clk cpu0 MR8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +6823 clk cpu0 R X26 FFE000FFFFE000FF +6823 clk cpu0 R X27 0001000100010001 +6824 clk cpu0 IT (6788) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +6824 clk cpu0 MR8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +6824 clk cpu0 R X28 FF7FFF7FFF7FFF7F +6825 clk cpu0 IT (6789) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +6825 clk cpu0 R SP_EL1 0000000003700500 +6826 clk cpu0 IT (6790) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +6827 clk cpu0 IT (6791) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +6827 clk cpu0 R X0 0000000000000001 +6828 clk cpu0 IT (6792) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +6828 clk cpu0 R X1 0000000000000000 +6829 clk cpu0 IT (6793) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +6829 clk cpu0 R X2 0000000000000000 +6830 clk cpu0 IT (6794) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +6831 clk cpu0 IT (6795) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +6832 clk cpu0 IT (6796) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +6832 clk cpu0 R X0 0000000003008528 +6833 clk cpu0 IT (6797) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +6833 clk cpu0 R X30 000000000009C57C +6834 clk cpu0 IT (6798) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +6835 clk cpu0 IT (6799) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +6835 clk cpu0 R X8 0000000006216000 +6836 clk cpu0 IT (6800) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +6836 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +6836 clk cpu0 R X8 0000000000000001 +6837 clk cpu0 IT (6801) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +6837 clk cpu0 R cpsr 820003c5 +6838 clk cpu0 IT (6802) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +6839 clk cpu0 IT (6803) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +6840 clk cpu0 IT (6804) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +6840 clk cpu0 MR8 03700580:000000f00580_NS 18181818_18181818 +6840 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011490 +6840 clk cpu0 R X19 1818181818181818 +6840 clk cpu0 R X30 0000000000011490 +6841 clk cpu0 IT (6805) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +6841 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00f00000 +6841 clk cpu0 MR8 03700578:000000f00578_NS 001fffff_fffffffe +6841 clk cpu0 R X20 001FFFFFFFFFFFFE +6841 clk cpu0 R X21 0000000000F00000 +6842 clk cpu0 IT (6806) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +6842 clk cpu0 R SP_EL1 0000000003700590 +6843 clk cpu0 IT (6807) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +6844 clk cpu0 IT (6808) 00011490:000010011490_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +6844 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +6844 clk cpu0 R X8 0000000000030001 +6845 clk cpu0 IT (6809) 00011494:000010011494_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +6845 clk cpu0 MR4 0370059c:000000f0059c_NS 00000f00 +6845 clk cpu0 R X9 0000000000000F00 +6846 clk cpu0 IT (6810) 00011498:000010011498_NS 0a090108 O EL1h_n : AND w8,w8,w9 +6846 clk cpu0 R X8 0000000000000000 +6847 clk cpu0 IT (6811) 0001149c:00001001149c_NS b9400bea O EL1h_n : LDR w10,[sp,#8] +6847 clk cpu0 MR4 03700598:000000f00598_NS 00000008 +6847 clk cpu0 R X10 0000000000000008 +6848 clk cpu0 IT (6812) 000114a0:0000100114a0_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +6848 clk cpu0 R X8 0000000000000000 +6849 clk cpu0 IT (6813) 000114a4:0000100114a4_NS b9401beb O EL1h_n : LDR w11,[sp,#0x18] +6849 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +6849 clk cpu0 R X11 0000000000000001 +6850 clk cpu0 IT (6814) 000114a8:0000100114a8_NS 0a280168 O EL1h_n : BIC w8,w11,w8 +6850 clk cpu0 R X8 0000000000000001 +6851 clk cpu0 IT (6815) 000114ac:0000100114ac_NS 2a0803f2 O EL1h_n : MOV w18,w8 +6851 clk cpu0 R X18 0000000000000001 +6852 clk cpu0 IT (6816) 000114b0:0000100114b0_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +6852 clk cpu0 R X18 0000000000000001 +6853 clk cpu0 IT (6817) 000114b4:0000100114b4_NS f90033f2 O EL1h_n : STR x18,[sp,#0x60] +6853 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +6854 clk cpu0 IT (6818) 000114b8:0000100114b8_NS f94033f2 O EL1h_n : LDR x18,[sp,#0x60] +6854 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +6854 clk cpu0 R X18 0000000000000001 +6855 clk cpu0 IT (6819) 000114bc:0000100114bc_NS f9002ff2 O EL1h_n : STR x18,[sp,#0x58] +6855 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000001 +6855 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a6 ALLOC 0x0000100114c0_NS +6855 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0530 ALLOC 0x0000100114c0_NS +6856 clk cpu0 IT (6820) 000114c0:0000100114c0_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +6856 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +6856 clk cpu0 R X8 0000000000000001 +6857 clk cpu0 IT (6821) 000114c4:0000100114c4_NS 35000048 O EL1h_n : CBNZ w8,0x114cc +6858 clk cpu0 IT (6822) 000114cc:0000100114cc_NS f94037e8 O EL1h_n : LDR x8,[sp,#0x68] +6858 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +6858 clk cpu0 R X8 0000000000000000 +6859 clk cpu0 IT (6823) 000114d0:0000100114d0_NS f100091f O EL1h_n : CMP x8,#2 +6859 clk cpu0 R cpsr 820003c5 +6860 clk cpu0 IT (6824) 000114d4:0000100114d4_NS 1a9f17e9 O EL1h_n : CSET w9,EQ +6860 clk cpu0 R X9 0000000000000000 +6861 clk cpu0 IS (6825) 000114d8:0000100114d8_NS 37000049 O EL1h_n : TBNZ w9,#0,0x114e0 +6862 clk cpu0 IT (6826) 000114dc:0000100114dc_NS 14000003 O EL1h_n : B 0x114e8 +6863 clk cpu0 IT (6827) 000114e8:0000100114e8_NS d2800068 O EL1h_n : MOV x8,#3 +6863 clk cpu0 R X8 0000000000000003 +6864 clk cpu0 IT (6828) 000114ec:0000100114ec_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +6864 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +6865 clk cpu0 IT (6829) 000114f0:0000100114f0_NS b9407fe8 O EL1h_n : LDR w8,[sp,#0x7c] +6865 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +6865 clk cpu0 R X8 0000000000000001 +6866 clk cpu0 IT (6830) 000114f4:0000100114f4_NS 35000048 O EL1h_n : CBNZ w8,0x114fc +6867 clk cpu0 IT (6831) 000114fc:0000100114fc_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +6867 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +6867 clk cpu0 R X8 0000000000000001 +6867 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a8 ALLOC 0x000010011500_NS +6867 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0540 ALLOC 0x000010011500_NS +6868 clk cpu0 IT (6832) 00011500:000010011500_NS b5000088 O EL1h_n : CBNZ x8,0x11510 +6869 clk cpu0 IT (6833) 00011510:000010011510_NS d2800068 O EL1h_n : MOV x8,#3 +6869 clk cpu0 R X8 0000000000000003 +6870 clk cpu0 IT (6834) 00011514:000010011514_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +6870 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +6871 clk cpu0 IT (6835) 00011518:000010011518_NS b94077e8 O EL1h_n : LDR w8,[sp,#0x74] +6871 clk cpu0 MR4 03700604:000000f00604_NS 00000000 +6871 clk cpu0 R X8 0000000000000000 +6872 clk cpu0 IT (6836) 0001151c:00001001151c_NS f94033e9 O EL1h_n : LDR x9,[sp,#0x60] +6872 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +6872 clk cpu0 R X9 0000000000000001 +6873 clk cpu0 IT (6837) 00011520:000010011520_NS f100013f O EL1h_n : CMP x9,#0 +6873 clk cpu0 R cpsr 220003c5 +6874 clk cpu0 IT (6838) 00011524:000010011524_NS 1a9f17ea O EL1h_n : CSET w10,EQ +6874 clk cpu0 R X10 0000000000000000 +6875 clk cpu0 IT (6839) 00011528:000010011528_NS 5280002b O EL1h_n : MOV w11,#1 +6875 clk cpu0 R X11 0000000000000001 +6876 clk cpu0 IT (6840) 0001152c:00001001152c_NS 0a0b014a O EL1h_n : AND w10,w10,w11 +6876 clk cpu0 R X10 0000000000000000 +6877 clk cpu0 IT (6841) 00011530:000010011530_NS 0a0a0108 O EL1h_n : AND w8,w8,w10 +6877 clk cpu0 R X8 0000000000000000 +6878 clk cpu0 IS (6842) 00011534:000010011534_NS 35000048 O EL1h_n : CBNZ w8,0x1153c +6879 clk cpu0 IT (6843) 00011538:000010011538_NS 14000004 O EL1h_n : B 0x11548 +6879 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00aa ALLOC 0x000010011540_NS +6879 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0550 ALLOC 0x000010011540_NS +6880 clk cpu0 IT (6844) 00011548:000010011548_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +6880 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +6880 clk cpu0 R X8 0000000000000001 +6881 clk cpu0 IT (6845) 0001154c:00001001154c_NS f90003e8 O EL1h_n : STR x8,[sp,#0] +6881 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000001 +6882 clk cpu0 IT (6846) 00011550:000010011550_NS f94003e8 O EL1h_n : LDR x8,[sp,#0] +6882 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000001 +6882 clk cpu0 R X8 0000000000000001 +6883 clk cpu0 IT (6847) 00011554:000010011554_NS f90033e8 O EL1h_n : STR x8,[sp,#0x60] +6883 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +6884 clk cpu0 IT (6848) 00011558:000010011558_NS b9407fe9 O EL1h_n : LDR w9,[sp,#0x7c] +6884 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +6884 clk cpu0 R X9 0000000000000001 +6885 clk cpu0 IT (6849) 0001155c:00001001155c_NS 35000049 O EL1h_n : CBNZ w9,0x11564 +6886 clk cpu0 IT (6850) 00011564:000010011564_NS f94027e8 O EL1h_n : LDR x8,[sp,#0x48] +6886 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00000003 +6886 clk cpu0 R X8 0000000000000003 +6887 clk cpu0 IT (6851) 00011568:000010011568_NS d2800309 O EL1h_n : MOV x9,#0x18 +6887 clk cpu0 R X9 0000000000000018 +6888 clk cpu0 IT (6852) 0001156c:00001001156c_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +6888 clk cpu0 R X0 0000000003000000 +6889 clk cpu0 IT (6853) 00011570:000010011570_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +6889 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +6889 clk cpu0 R X2 0000000000000000 +6890 clk cpu0 IT (6854) 00011574:000010011574_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +6890 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +6890 clk cpu0 R X3 0000000000000001 +6891 clk cpu0 IT (6855) 00011578:000010011578_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +6891 clk cpu0 R X1 0000000003000000 +6892 clk cpu0 IT (6856) 0001157c:00001001157c_NS 94025656 O EL1h_n : BL 0xa6ed4 +6892 clk cpu0 R X30 0000000000011580 +6892 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0176 ALLOC 0x0000100a6ec0_NS +6892 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1bb0 ALLOC 0x0000100a6ec0_NS +6893 clk cpu0 IT (6857) 000a6ed4:0000100a6ed4_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +6893 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +6893 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +6893 clk cpu0 R SP_EL1 0000000003700580 +6894 clk cpu0 IT (6858) 000a6ed8:0000100a6ed8_NS aa0103e8 O EL1h_n : MOV x8,x1 +6894 clk cpu0 R X8 0000000003000000 +6895 clk cpu0 IT (6859) 000a6edc:0000100a6edc_NS aa0303e9 O EL1h_n : MOV x9,x3 +6895 clk cpu0 R X9 0000000000000001 +6896 clk cpu0 IT (6860) 000a6ee0:0000100a6ee0_NS f1000c5f O EL1h_n : CMP x2,#3 +6896 clk cpu0 R cpsr 820003c5 +6897 clk cpu0 IT (6861) 000a6ee4:0000100a6ee4_NS 540001eb O EL1h_n : B.LT 0xa6f20 +6897 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0178 ALLOC 0x0000100a6f00_NS +6897 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1bc0 ALLOC 0x0000100a6f00_NS +6898 clk cpu0 IT (6862) 000a6f20:0000100a6f20_NS f100045f O EL1h_n : CMP x2,#1 +6898 clk cpu0 R cpsr 820003c5 +6899 clk cpu0 IT (6863) 000a6f24:0000100a6f24_NS 540000eb O EL1h_n : B.LT 0xa6f40 +6899 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017b ALLOC 0x0000100a6f40_NS +6899 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1bd0 ALLOC 0x0000100a6f40_NS +6900 clk cpu0 IT (6864) 000a6f40:0000100a6f40_NS aa0003e1 O EL1h_n : MOV x1,x0 +6900 clk cpu0 R X1 0000000003000000 +6901 clk cpu0 IT (6865) 000a6f44:0000100a6f44_NS d28000e0 O EL1h_n : MOV x0,#7 +6901 clk cpu0 R X0 0000000000000007 +6902 clk cpu0 IT (6866) 000a6f48:0000100a6f48_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +6902 clk cpu0 R X0 0000000000004007 +6903 clk cpu0 IT (6867) 000a6f4c:0000100a6f4c_NS f2a004c0 O EL1h_n : MOVK x0,#0x26,LSL #16 +6903 clk cpu0 R X0 0000000000264007 +6904 clk cpu0 IT (6868) 000a6f50:0000100a6f50_NS d40000e1 O EL1h_n : SVC #7 +6904 clk cpu0 E 000a6f50:0000100a6f50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +6904 clk cpu0 R cpsr 820003c5 +6904 clk cpu0 R PMBIDR_EL1 00000030 +6904 clk cpu0 R ESR_EL1 56000007 +6904 clk cpu0 R SPSR_EL1 820003c5 +6904 clk cpu0 R TRBIDR_EL1 000000000000003b +6904 clk cpu0 R ELR_EL1 00000000000a6f54 +6904 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0091 ALLOC 0x000010035200_NS +6904 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1480 ALLOC 0x000010035200_NS +6905 clk cpu0 IT (6869) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +6905 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 INVAL 0x000010095800_NS +6905 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 ALLOC 0x000010035800_NS +6905 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1602 ALLOC 0x000010035800_NS +6906 clk cpu0 IT (6870) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +6906 clk cpu0 R SP_EL1 0000000003700480 +6907 clk cpu0 IT (6871) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +6907 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00264007 +6907 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +6908 clk cpu0 IT (6872) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +6908 clk cpu0 R X0 0000000056000007 +6909 clk cpu0 IT (6873) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +6909 clk cpu0 R X1 0000000000000015 +6910 clk cpu0 IT (6874) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +6910 clk cpu0 R cpsr 620003c5 +6911 clk cpu0 IT (6875) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +6912 clk cpu0 IT (6876) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +6912 clk cpu0 R X1 0000000000000007 +6913 clk cpu0 IT (6877) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +6913 clk cpu0 R cpsr 220003c5 +6914 clk cpu0 IS (6878) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +6915 clk cpu0 IT (6879) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +6915 clk cpu0 R cpsr 820003c5 +6916 clk cpu0 IS (6880) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +6917 clk cpu0 IT (6881) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +6917 clk cpu0 R cpsr 820003c5 +6918 clk cpu0 IS (6882) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +6918 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c3 ALLOC 0x000010035840_NS +6918 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1611 ALLOC 0x000010035840_NS +6919 clk cpu0 IT (6883) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +6919 clk cpu0 R cpsr 620003c5 +6920 clk cpu0 IT (6884) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +6921 clk cpu0 IT (6885) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +6921 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00264007 +6921 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +6921 clk cpu0 R X0 0000000000264007 +6921 clk cpu0 R X1 0000000003000000 +6922 clk cpu0 IT (6886) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +6922 clk cpu0 R SP_EL1 0000000003700580 +6923 clk cpu0 IT (6887) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +6923 clk cpu0 R cpsr 220003c5 +6923 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c5 ALLOC 0x000010035880_NS +6923 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1621 ALLOC 0x000010035880_NS +6924 clk cpu0 IT (6888) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +6925 clk cpu0 IT (6889) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +6925 clk cpu0 MW8 03700570:000000f00570_NS 00000000_030293f0 +6925 clk cpu0 MW8 03700578:000000f00578_NS 00000000_000fffe0 +6925 clk cpu0 R SP_EL1 0000000003700570 +6926 clk cpu0 IT (6890) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +6926 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00264007 +6926 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +6926 clk cpu0 R SP_EL1 0000000003700560 +6927 clk cpu0 IT (6891) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +6927 clk cpu0 R X5 0000000000000000 +6928 clk cpu0 IT (6892) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +6928 clk cpu0 R X1 0000000000000000 +6929 clk cpu0 IT (6893) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +6929 clk cpu0 R cpsr 820003c5 +6930 clk cpu0 IT (6894) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +6930 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00264007 +6930 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +6930 clk cpu0 R SP_EL1 0000000003700570 +6930 clk cpu0 R X0 0000000000264007 +6930 clk cpu0 R X1 0000000003000000 +6931 clk cpu0 IT (6895) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +6931 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c9 ALLOC 0x000010035900_NS +6931 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1641 ALLOC 0x000010035900_NS +6932 clk cpu0 IT (6896) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +6932 clk cpu0 MW8 03700560:000000f00560_NS e7ffe7ff_e7ffe7ff +6932 clk cpu0 MW8 03700568:000000f00568_NS 0001ffff_fe000000 +6932 clk cpu0 R SP_EL1 0000000003700560 +6933 clk cpu0 IT (6897) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +6933 clk cpu0 R X6 0000000000000000 +6934 clk cpu0 IT (6898) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +6934 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +6934 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +6934 clk cpu0 R SP_EL1 0000000003700550 +6935 clk cpu0 IT (6899) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +6935 clk cpu0 MW8 03700540:000000f00540_NS 7fff7fff_7fff7fff +6935 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011580 +6935 clk cpu0 R SP_EL1 0000000003700540 +6936 clk cpu0 IT (6900) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +6936 clk cpu0 R X3 0000000000000001 +6937 clk cpu0 IT (6901) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +6937 clk cpu0 R cpsr 620003c5 +6938 clk cpu0 IT (6902) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +6938 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ca INVAL 0x0000100a5940 +6938 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ca ALLOC 0x000010035940_NS +6938 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1652 ALLOC 0x000010035940_NS +6939 clk cpu0 IT (6903) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +6939 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +6939 clk cpu0 R X2 0000000000035E90 +6939 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0023 INVAL 0x000010200440_NS +6939 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0023 ALLOC 0x000010040440_NS +6939 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0112 ALLOC 0x000010040440_NS +6940 clk cpu0 IT (6904) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +6940 clk cpu0 R X3 0000000000000026 +6941 clk cpu0 IT (6905) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +6941 clk cpu0 R X3 0000000000000026 +6942 clk cpu0 IT (6906) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +6942 clk cpu0 R X3 0000000000000130 +6943 clk cpu0 IT (6907) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +6943 clk cpu0 R X2 0000000000035FC0 +6944 clk cpu0 IT (6908) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +6944 clk cpu0 MR8 00035fc0:000010035fc0_NS 00000000_000380c8 +6944 clk cpu0 R X4 00000000000380C8 +6944 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00034000_NS EL1_n vmid=0:0x0010034000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +6944 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ff ALLOC 0x000010035fc0_NS +6944 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17f0 ALLOC 0x000010035fc0_NS +6945 clk cpu0 IT (6909) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +6945 clk cpu0 R cpsr 62000bc5 +6945 clk cpu0 R X30 0000000000035960 +6945 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 INVAL 0x00001009c0c0_NS +6945 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 ALLOC 0x0000100380c0_NS +6945 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0031 ALLOC 0x0000100380c0_NS +6946 clk cpu0 IT (6910) 000380c8:0000100380c8_NS d40000e3 O EL1h_n : SMC #7 +6946 clk cpu0 E 000380c8:0000100380c8_NS EL3h 00000019 CoreEvent_ModeChange +6946 clk cpu0 E 000380c8:0000100380c8_NS 00000088 CoreEvent_LOWER_64_SYNC +6946 clk cpu0 R cpsr 620003cd +6946 clk cpu0 R DBGDSCRext 00020000 +6946 clk cpu0 R PMBIDR_EL1 00000020 +6946 clk cpu0 R ESR_EL3 5e000007 +6946 clk cpu0 R SPSR_EL3 62000bc5 +6946 clk cpu0 R TRBIDR_EL1 000000000000002b +6946 clk cpu0 R ELR_EL3 00000000000380cc +6946 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +6946 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +6946 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0121 ALLOC 0x000010012400 +6946 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0901 ALLOC 0x000010012400 +6947 clk cpu0 IT (6911) 00012400:000010012400 14000c92 O EL3h_s : B 0x15648 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00002c190000 +6947 clk cpu0 TTW ITLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +6947 clk cpu0 TTW ITLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +6947 clk cpu0 TTW ITLB LPAE 1:2 000060410000 000000002c1a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1a0000 +6947 clk cpu0 TTW ITLB LPAE 1:3 00002c1a0028 00000000100144c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010014000 +6947 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00014000 EL3_s, nG asid=0:0x0010014000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +6947 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00014000 EL3_s, nG asid=0:0x0010014000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000050210000 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00002c190000 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000060410000 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000050210000 +6947 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00002c1a0000 +6947 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 ALLOC 0x000010015640 +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000c INVAL 0x0000702d0000_NS +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000c ALLOC 0x000050210000 +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d INVAL 0x000070250000_NS +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d ALLOC 0x000060410000 +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e INVAL 0x000070440000_NS +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e ALLOC 0x00002c1a0000 +6947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1591 ALLOC 0x000010015640 +6948 clk cpu0 IT (6912) 00015648:000010015648 d10403ff O EL3h_s : SUB sp,sp,#0x100 +6948 clk cpu0 R SP_EL3 000000000384C400 +6949 clk cpu0 IT (6913) 0001564c:00001001564c a90007e0 O EL3h_s : STP x0,x1,[sp,#0] +6949 clk cpu0 MW8 0384c400:00001084c400_NS 00000000_00264007 +6949 clk cpu0 MW8 0384c408:00001084c408_NS 00000000_03000000 +6949 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 INVAL 0x0000704a0400_NS +6949 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 ALLOC 0x00001084c400_NS +6949 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 CLEAN 0x00001084c400_NS +6949 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 INVAL 0x00001084c400_NS +6950 clk cpu0 IT (6914) 00015650:000010015650 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +6950 clk cpu0 R X0 000000005E000007 +6951 clk cpu0 IT (6915) 00015654:000010015654 531a7c01 O EL3h_s : LSR w1,w0,#26 +6951 clk cpu0 R X1 0000000000000017 +6952 clk cpu0 IT (6916) 00015658:000010015658 7100543f O EL3h_s : CMP w1,#0x15 +6952 clk cpu0 R cpsr 220003cd +6953 clk cpu0 IS (6917) 0001565c:00001001565c 540005e0 O EL3h_s : B.EQ 0x15718 +6954 clk cpu0 IT (6918) 00015660:000010015660 7100583f O EL3h_s : CMP w1,#0x16 +6954 clk cpu0 R cpsr 220003cd +6955 clk cpu0 IS (6919) 00015664:000010015664 54000360 O EL3h_s : B.EQ 0x156d0 +6956 clk cpu0 IT (6920) 00015668:000010015668 71005c3f O EL3h_s : CMP w1,#0x17 +6956 clk cpu0 R cpsr 620003cd +6957 clk cpu0 IT (6921) 0001566c:00001001566c 540000e0 O EL3h_s : B.EQ 0x15688 +6957 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b5 ALLOC 0x000010015680 +6957 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15a1 ALLOC 0x000010015680 +6958 clk cpu0 IT (6922) 00015688:000010015688 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +6958 clk cpu0 R X0 000000005E000007 +6959 clk cpu0 IT (6923) 0001568c:00001001568c 53003c01 O EL3h_s : UXTH w1,w0 +6959 clk cpu0 R X1 0000000000000007 +6960 clk cpu0 IT (6924) 00015690:000010015690 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +6960 clk cpu0 R X0 000000005E000007 +6961 clk cpu0 IT (6925) 00015694:000010015694 7100143f O EL3h_s : CMP w1,#5 +6961 clk cpu0 R cpsr 220003cd +6962 clk cpu0 IS (6926) 00015698:000010015698 5400b46b O EL3h_s : B.LT 0x16d24 +6963 clk cpu0 IT (6927) 0001569c:00001001569c 7100283f O EL3h_s : CMP w1,#0xa +6963 clk cpu0 R cpsr 820003cd +6964 clk cpu0 IS (6928) 000156a0:0000100156a0 5400b42c O EL3h_s : B.GT 0x16d24 +6965 clk cpu0 IT (6929) 000156a4:0000100156a4 71001c3f O EL3h_s : CMP w1,#7 +6965 clk cpu0 R cpsr 620003cd +6966 clk cpu0 IT (6930) 000156a8:0000100156a8 540005c0 O EL3h_s : B.EQ 0x15760 +6966 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ba ALLOC 0x000010015740 +6966 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15d0 ALLOC 0x000010015740 +6967 clk cpu0 IT (6931) 00015760:000010015760 a94007e0 O EL3h_s : LDP x0,x1,[sp,#0] +6967 clk cpu0 MR8 0384c400:00001084c400_NS 00000000_00264007 +6967 clk cpu0 MR8 0384c408:00001084c408_NS 00000000_03000000 +6967 clk cpu0 R X0 0000000000264007 +6967 clk cpu0 R X1 0000000003000000 +6968 clk cpu0 IT (6932) 00015764:000010015764 910403ff O EL3h_s : ADD sp,sp,#0x100 +6968 clk cpu0 R SP_EL3 000000000384C500 +6969 clk cpu0 IT (6933) 00015768:000010015768 f103bc3f O EL3h_s : CMP x1,#0xef +6969 clk cpu0 R cpsr 220003cd +6970 clk cpu0 IT (6934) 0001576c:00001001576c 54000061 O EL3h_s : B.NE 0x15778 +6971 clk cpu0 IT (6935) 00015778:000010015778 a9bf17e4 O EL3h_s : STP x4,x5,[sp,#-0x10]! +6971 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +6971 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_00000000 +6971 clk cpu0 R SP_EL3 000000000384C4F0 +6972 clk cpu0 IT (6936) 0001577c:00001001577c a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +6972 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00264007 +6972 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_03000000 +6972 clk cpu0 R SP_EL3 000000000384C4E0 +6972 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bc ALLOC 0x000010015780 +6972 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15e0 ALLOC 0x000010015780 +6973 clk cpu0 IT (6937) 00015780:000010015780 d2800005 O EL3h_s : MOV x5,#0 +6973 clk cpu0 R X5 0000000000000000 +6974 clk cpu0 IT (6938) 00015784:000010015784 d34d3401 O EL3h_s : UBFIZ x1,x0,#51,#14 +6974 clk cpu0 R X1 0000000000000000 +6975 clk cpu0 IT (6939) 00015788:000010015788 f100043f O EL3h_s : CMP x1,#1 +6975 clk cpu0 R cpsr 820003cd +6976 clk cpu0 IT (6940) 0001578c:00001001578c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +6976 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00264007 +6976 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_03000000 +6976 clk cpu0 R SP_EL3 000000000384C4F0 +6976 clk cpu0 R X0 0000000000264007 +6976 clk cpu0 R X1 0000000003000000 +6977 clk cpu0 IT (6941) 00015790:000010015790 540003a1 O EL3h_s : B.NE 0x15804 +6977 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x00001003d800_NS +6977 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x000010015800 +6977 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1603 ALLOC 0x000010015800 +6978 clk cpu0 IT (6942) 00015804:000010015804 a9bf0fe2 O EL3h_s : STP x2,x3,[sp,#-0x10]! +6978 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +6978 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_00000130 +6978 clk cpu0 R SP_EL3 000000000384C4E0 +6979 clk cpu0 IT (6943) 00015808:000010015808 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +6979 clk cpu0 MW8 0384c4d0:00001084c4d0_NS 7fff7fff_7fff7fff +6979 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_00035960 +6979 clk cpu0 R SP_EL3 000000000384C4D0 +6980 clk cpu0 IT (6944) 0001580c:00001001580c 530e3803 O EL3h_s : UBFIZ w3,w0,#18,#15 +6980 clk cpu0 R X3 0000000000000001 +6981 clk cpu0 IT (6945) 00015810:000010015810 7100047f O EL3h_s : CMP w3,#1 +6981 clk cpu0 R cpsr 620003cd +6982 clk cpu0 IT (6946) 00015814:000010015814 54000180 O EL3h_s : B.EQ 0x15844 +6982 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 INVAL 0x00001009d840_NS +6982 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x000010015840 +6982 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1612 ALLOC 0x000010015840 +6983 clk cpu0 IT (6947) 00015844:000010015844 580177a2 O EL3h_s : LDR x2,0x18738 +6983 clk cpu0 MR8 00018738:000010018738 00000000_00015d90 +6983 clk cpu0 R X2 0000000000015D90 +6984 clk cpu0 IT (6948) 00015848:000010015848 53107c03 O EL3h_s : LSR w3,w0,#16 +6984 clk cpu0 R X3 0000000000000026 +6985 clk cpu0 IT (6949) 0001584c:00001001584c 12003c63 O EL3h_s : AND w3,w3,#0xffff +6985 clk cpu0 R X3 0000000000000026 +6986 clk cpu0 IT (6950) 00015850:000010015850 d37df063 O EL3h_s : LSL x3,x3,#3 +6986 clk cpu0 R X3 0000000000000130 +6987 clk cpu0 IT (6951) 00015854:000010015854 8b030042 O EL3h_s : ADD x2,x2,x3 +6987 clk cpu0 R X2 0000000000015EC0 +6988 clk cpu0 IT (6952) 00015858:000010015858 f9400044 O EL3h_s : LDR x4,[x2,#0] +6988 clk cpu0 MR8 00015ec0:000010015ec0 00000000_00016b00 +6988 clk cpu0 R X4 0000000000016B00 +6988 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x00014000 EL3_s, nG asid=0:0x0010014000 Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +6988 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f6 ALLOC 0x000010015ec0 +6988 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17b0 ALLOC 0x000010015ec0 +6989 clk cpu0 IT (6953) 0001585c:00001001585c d63f0080 O EL3h_s : BLR x4 +6989 clk cpu0 R cpsr 62000bcd +6989 clk cpu0 R X30 0000000000015860 +6989 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0158 ALLOC 0x000010016b00 +6989 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ac0 ALLOC 0x000010016b00 +6990 clk cpu0 IT (6954) 00016b00:000010016b00 d53e1322 O EL3h_s : MRS x2,MDCR_EL3 +6990 clk cpu0 R cpsr 620003cd +6990 clk cpu0 R X2 0000000010040000 +6991 clk cpu0 IT (6955) 00016b04:000010016b04 8a080021 O EL3h_s : AND x1,x1,x8 +6991 clk cpu0 R X1 0000000003000000 +6992 clk cpu0 IT (6956) 00016b08:000010016b08 8a280042 O EL3h_s : BIC x2,x2,x8 +6992 clk cpu0 R X2 0000000010040000 +6993 clk cpu0 IT (6957) 00016b0c:000010016b0c aa020021 O EL3h_s : ORR x1,x1,x2 +6993 clk cpu0 R X1 0000000013040000 +6994 clk cpu0 IT (6958) 00016b10:000010016b10 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +6994 clk cpu0 MW8 0384c4c0:00001084c4c0_NS 7fff7fff_7fff7fff +6994 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_00015860 +6994 clk cpu0 R SP_EL3 000000000384C4C0 +6995 clk cpu0 IT (6959) 00016b14:000010016b14 a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +6995 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_00264007 +6995 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_13040000 +6995 clk cpu0 R SP_EL3 000000000384C4B0 +6996 clk cpu0 IT (6960) 00016b18:000010016b18 d503201f O EL3h_s : NOP +6997 clk cpu0 IT (6961) 00016b1c:000010016b1c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +6997 clk cpu0 MR8 0384c4b0:00001084c4b0_NS 00000000_00264007 +6997 clk cpu0 MR8 0384c4b8:00001084c4b8_NS 00000000_13040000 +6997 clk cpu0 R SP_EL3 000000000384C4C0 +6997 clk cpu0 R X0 0000000000264007 +6997 clk cpu0 R X1 0000000013040000 +6998 clk cpu0 IT (6962) 00016b20:000010016b20 d51e1321 O EL3h_s : MSR MDCR_EL3,x1 +6998 clk cpu0 R MDCR_EL3 00000000:13040000 +6999 clk cpu0 IT (6963) 00016b24:000010016b24 d5033fdf O EL3h_s : ISB +6999 clk cpu0 R PMBIDR_EL1 00000020 +6999 clk cpu0 R TRBIDR_EL1 000000000000002b +7000 clk cpu0 IT (6964) 00016b28:000010016b28 d503201f O EL3h_s : NOP +7001 clk cpu0 IT (6965) 00016b2c:000010016b2c a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +7001 clk cpu0 MR8 0384c4c0:00001084c4c0_NS 7fff7fff_7fff7fff +7001 clk cpu0 MR8 0384c4c8:00001084c4c8_NS 00000000_00015860 +7001 clk cpu0 R SP_EL3 000000000384C4D0 +7001 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7001 clk cpu0 R X30 0000000000015860 +7002 clk cpu0 IT (6966) 00016b30:000010016b30 d65f03c0 O EL3h_s : RET +7003 clk cpu0 IT (6967) 00015860:000010015860 a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +7003 clk cpu0 MR8 0384c4d0:00001084c4d0_NS 7fff7fff_7fff7fff +7003 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_00035960 +7003 clk cpu0 R SP_EL3 000000000384C4E0 +7003 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7003 clk cpu0 R X30 0000000000035960 +7004 clk cpu0 IT (6968) 00015864:000010015864 a8c10fe2 O EL3h_s : LDP x2,x3,[sp],#0x10 +7004 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +7004 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_00000130 +7004 clk cpu0 R SP_EL3 000000000384C4F0 +7004 clk cpu0 R X2 0000000000035FC0 +7004 clk cpu0 R X3 0000000000000130 +7005 clk cpu0 IT (6969) 00015868:000010015868 a8c117e4 O EL3h_s : LDP x4,x5,[sp],#0x10 +7005 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +7005 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_00000000 +7005 clk cpu0 R SP_EL3 000000000384C500 +7005 clk cpu0 R X4 00000000000380C8 +7005 clk cpu0 R X5 0000000000000000 +7006 clk cpu0 IT (6970) 0001586c:00001001586c d69f03e0 O EL3h_s : ERET +7006 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +7006 clk cpu0 R cpsr 62000bc5 +7006 clk cpu0 R DBGDSCRext 00060000 +7006 clk cpu0 R PMBIDR_EL1 00000030 +7006 clk cpu0 R TRBIDR_EL1 000000000000003b +7006 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +7006 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +7007 clk cpu0 IT (6971) 000380cc:0000100380cc_NS d65f03c0 O EL1h_n : RET +7008 clk cpu0 IT (6972) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7008 clk cpu0 MR8 03700540:000000f00540_NS 7fff7fff_7fff7fff +7008 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011580 +7008 clk cpu0 R cpsr 620003c5 +7008 clk cpu0 R SP_EL1 0000000003700550 +7008 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7008 clk cpu0 R X30 0000000000011580 +7009 clk cpu0 IT (6973) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +7009 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +7009 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +7009 clk cpu0 R SP_EL1 0000000003700560 +7009 clk cpu0 R X2 0000000000000000 +7009 clk cpu0 R X3 0000000000000001 +7010 clk cpu0 IT (6974) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +7010 clk cpu0 MR8 03700560:000000f00560_NS e7ffe7ff_e7ffe7ff +7010 clk cpu0 MR8 03700568:000000f00568_NS 0001ffff_fe000000 +7010 clk cpu0 R SP_EL1 0000000003700570 +7010 clk cpu0 R X6 E7FFE7FFE7FFE7FF +7010 clk cpu0 R X7 0001FFFFFE000000 +7011 clk cpu0 IT (6975) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +7011 clk cpu0 MR8 03700570:000000f00570_NS 00000000_030293f0 +7011 clk cpu0 MR8 03700578:000000f00578_NS 00000000_000fffe0 +7011 clk cpu0 R SP_EL1 0000000003700580 +7011 clk cpu0 R X4 00000000030293F0 +7011 clk cpu0 R X5 00000000000FFFE0 +7012 clk cpu0 IT (6976) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +7012 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc INVAL 0x0000100a5980 +7012 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc ALLOC 0x000010035980_NS +7012 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1662 ALLOC 0x000010035980_NS +7013 clk cpu0 IT (6977) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +7013 clk cpu0 R cpsr 820003c5 +7013 clk cpu0 R PMBIDR_EL1 00000030 +7013 clk cpu0 R TRBIDR_EL1 000000000000003b +7014 clk cpu0 IT (6978) 000a6f54:0000100a6f54_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +7014 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +7014 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +7014 clk cpu0 R SP_EL1 0000000003700590 +7014 clk cpu0 R X8 0000000000000003 +7014 clk cpu0 R X9 0000000000000018 +7015 clk cpu0 IT (6979) 000a6f58:0000100a6f58_NS d65f03c0 O EL1h_n : RET +7015 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ac ALLOC 0x000010011580_NS +7015 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0560 ALLOC 0x000010011580_NS +7016 clk cpu0 IT (6980) 00011580:000010011580_NS f9402fe8 O EL1h_n : LDR x8,[sp,#0x58] +7016 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000001 +7016 clk cpu0 R X8 0000000000000001 +7017 clk cpu0 IS (6981) 00011584:000010011584_NS b4000048 O EL1h_n : CBZ x8,0x1158c +7018 clk cpu0 IT (6982) 00011588:000010011588_NS 14000007 O EL1h_n : B 0x115a4 +7019 clk cpu0 IT (6983) 000115a4:0000100115a4_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +7019 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +7019 clk cpu0 R X8 0000000000000001 +7020 clk cpu0 IT (6984) 000115a8:0000100115a8_NS 35000048 O EL1h_n : CBNZ w8,0x115b0 +7021 clk cpu0 IT (6985) 000115b0:0000100115b0_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +7021 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000003 +7021 clk cpu0 R X8 0000000000000003 +7022 clk cpu0 IT (6986) 000115b4:0000100115b4_NS d2800309 O EL1h_n : MOV x9,#0x18 +7022 clk cpu0 R X9 0000000000000018 +7023 clk cpu0 IT (6987) 000115b8:0000100115b8_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +7023 clk cpu0 R X0 0000000003000000 +7024 clk cpu0 IT (6988) 000115bc:0000100115bc_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +7024 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +7024 clk cpu0 R X2 0000000000000000 +7024 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ae ALLOC 0x0000100115c0_NS +7024 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0571 ALLOC 0x0000100115c0_NS +7025 clk cpu0 IT (6989) 000115c0:0000100115c0_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +7025 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +7025 clk cpu0 R X3 0000000000000001 +7026 clk cpu0 IT (6990) 000115c4:0000100115c4_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +7026 clk cpu0 R X1 0000000003000000 +7027 clk cpu0 IT (6991) 000115c8:0000100115c8_NS 940256a1 O EL1h_n : BL 0xa704c +7027 clk cpu0 R X30 00000000000115CC +7027 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0183 ALLOC 0x0000100a7040_NS +7027 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c11 ALLOC 0x0000100a7040_NS +7028 clk cpu0 IT (6992) 000a704c:0000100a704c_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +7028 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +7028 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +7028 clk cpu0 R SP_EL1 0000000003700580 +7029 clk cpu0 IT (6993) 000a7050:0000100a7050_NS aa0103e8 O EL1h_n : MOV x8,x1 +7029 clk cpu0 R X8 0000000003000000 +7030 clk cpu0 IT (6994) 000a7054:0000100a7054_NS aa0303e9 O EL1h_n : MOV x9,x3 +7030 clk cpu0 R X9 0000000000000001 +7031 clk cpu0 IT (6995) 000a7058:0000100a7058_NS f100085f O EL1h_n : CMP x2,#2 +7031 clk cpu0 R cpsr 820003c5 +7032 clk cpu0 IT (6996) 000a705c:0000100a705c_NS 540001eb O EL1h_n : B.LT 0xa7098 +7032 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 INVAL 0x00001009f080 +7032 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 ALLOC 0x0000100a7080_NS +7032 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c22 ALLOC 0x0000100a7080_NS +7033 clk cpu0 IT (6997) 000a7098:0000100a7098_NS f100045f O EL1h_n : CMP x2,#1 +7033 clk cpu0 R cpsr 820003c5 +7034 clk cpu0 IT (6998) 000a709c:0000100a709c_NS 54000221 O EL1h_n : B.NE 0xa70e0 +7034 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0186 ALLOC 0x0000100a70c0_NS +7034 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1c30 ALLOC 0x0000100a70c0_NS +7035 clk cpu0 IT (6999) 000a70e0:0000100a70e0_NS aa0003e1 O EL1h_n : MOV x1,x0 +7035 clk cpu0 R X1 0000000003000000 +7036 clk cpu0 IT (7000) 000a70e4:0000100a70e4_NS d28000e0 O EL1h_n : MOV x0,#7 +7036 clk cpu0 R X0 0000000000000007 +7037 clk cpu0 IT (7001) 000a70e8:0000100a70e8_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +7037 clk cpu0 R X0 0000000000004007 +7038 clk cpu0 IT (7002) 000a70ec:0000100a70ec_NS f2a004e0 O EL1h_n : MOVK x0,#0x27,LSL #16 +7038 clk cpu0 R X0 0000000000274007 +7039 clk cpu0 IT (7003) 000a70f0:0000100a70f0_NS d40000e1 O EL1h_n : SVC #7 +7039 clk cpu0 E 000a70f0:0000100a70f0_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +7039 clk cpu0 R cpsr 820003c5 +7039 clk cpu0 R PMBIDR_EL1 00000030 +7039 clk cpu0 R ESR_EL1 56000007 +7039 clk cpu0 R SPSR_EL1 820003c5 +7039 clk cpu0 R TRBIDR_EL1 000000000000003b +7039 clk cpu0 R ELR_EL1 00000000000a70f4 +7040 clk cpu0 IT (7004) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +7041 clk cpu0 IT (7005) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +7041 clk cpu0 R SP_EL1 0000000003700480 +7042 clk cpu0 IT (7006) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +7042 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00274007 +7042 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +7043 clk cpu0 IT (7007) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +7043 clk cpu0 R X0 0000000056000007 +7044 clk cpu0 IT (7008) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +7044 clk cpu0 R X1 0000000000000015 +7045 clk cpu0 IT (7009) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +7045 clk cpu0 R cpsr 620003c5 +7046 clk cpu0 IT (7010) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +7047 clk cpu0 IT (7011) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +7047 clk cpu0 R X1 0000000000000007 +7048 clk cpu0 IT (7012) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +7048 clk cpu0 R cpsr 220003c5 +7049 clk cpu0 IS (7013) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +7050 clk cpu0 IT (7014) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +7050 clk cpu0 R cpsr 820003c5 +7051 clk cpu0 IS (7015) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +7052 clk cpu0 IT (7016) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +7052 clk cpu0 R cpsr 820003c5 +7053 clk cpu0 IS (7017) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +7054 clk cpu0 IT (7018) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +7054 clk cpu0 R cpsr 620003c5 +7055 clk cpu0 IT (7019) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +7056 clk cpu0 IT (7020) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +7056 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00274007 +7056 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +7056 clk cpu0 R X0 0000000000274007 +7056 clk cpu0 R X1 0000000003000000 +7057 clk cpu0 IT (7021) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +7057 clk cpu0 R SP_EL1 0000000003700580 +7058 clk cpu0 IT (7022) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +7058 clk cpu0 R cpsr 220003c5 +7059 clk cpu0 IT (7023) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +7060 clk cpu0 IT (7024) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +7060 clk cpu0 MW8 03700570:000000f00570_NS 00000000_030293f0 +7060 clk cpu0 MW8 03700578:000000f00578_NS 00000000_000fffe0 +7060 clk cpu0 R SP_EL1 0000000003700570 +7061 clk cpu0 IT (7025) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +7061 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00274007 +7061 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +7061 clk cpu0 R SP_EL1 0000000003700560 +7062 clk cpu0 IT (7026) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +7062 clk cpu0 R X5 0000000000000000 +7063 clk cpu0 IT (7027) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +7063 clk cpu0 R X1 0000000000000000 +7064 clk cpu0 IT (7028) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +7064 clk cpu0 R cpsr 820003c5 +7065 clk cpu0 IT (7029) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +7065 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00274007 +7065 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +7065 clk cpu0 R SP_EL1 0000000003700570 +7065 clk cpu0 R X0 0000000000274007 +7065 clk cpu0 R X1 0000000003000000 +7066 clk cpu0 IT (7030) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +7067 clk cpu0 IT (7031) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +7067 clk cpu0 MW8 03700560:000000f00560_NS e7ffe7ff_e7ffe7ff +7067 clk cpu0 MW8 03700568:000000f00568_NS 0001ffff_fe000000 +7067 clk cpu0 R SP_EL1 0000000003700560 +7068 clk cpu0 IT (7032) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +7068 clk cpu0 R X6 0000000000000000 +7069 clk cpu0 IT (7033) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +7069 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +7069 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +7069 clk cpu0 R SP_EL1 0000000003700550 +7070 clk cpu0 IT (7034) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +7070 clk cpu0 MW8 03700540:000000f00540_NS 7fff7fff_7fff7fff +7070 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000115cc +7070 clk cpu0 R SP_EL1 0000000003700540 +7071 clk cpu0 IT (7035) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +7071 clk cpu0 R X3 0000000000000001 +7072 clk cpu0 IT (7036) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +7072 clk cpu0 R cpsr 620003c5 +7073 clk cpu0 IT (7037) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +7074 clk cpu0 IT (7038) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +7074 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +7074 clk cpu0 R X2 0000000000035E90 +7075 clk cpu0 IT (7039) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +7075 clk cpu0 R X3 0000000000000027 +7076 clk cpu0 IT (7040) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +7076 clk cpu0 R X3 0000000000000027 +7077 clk cpu0 IT (7041) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +7077 clk cpu0 R X3 0000000000000138 +7078 clk cpu0 IT (7042) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +7078 clk cpu0 R X2 0000000000035FC8 +7079 clk cpu0 IT (7043) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +7079 clk cpu0 MR8 00035fc8:000010035fc8_NS 00000000_000380d0 +7079 clk cpu0 R X4 00000000000380D0 +7080 clk cpu0 IT (7044) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +7080 clk cpu0 R cpsr 62000bc5 +7080 clk cpu0 R X30 0000000000035960 +7081 clk cpu0 IT (7045) 000380d0:0000100380d0_NS d5384244 O EL1h_n : MRS x4,CURRENTEL +7081 clk cpu0 R cpsr 620003c5 +7081 clk cpu0 R X4 0000000000000004 +7082 clk cpu0 IT (7046) 000380d4:0000100380d4_NS f100209f O EL1h_n : CMP x4,#8 +7082 clk cpu0 R cpsr 820003c5 +7083 clk cpu0 IS (7047) 000380d8:0000100380d8_NS 54000160 O EL1h_n : B.EQ 0x38104 +7084 clk cpu0 IT (7048) 000380dc:0000100380dc_NS f1000d3f O EL1h_n : CMP x9,#3 +7084 clk cpu0 R cpsr 820003c5 +7085 clk cpu0 IT (7049) 000380e0:0000100380e0_NS 54000061 O EL1h_n : B.NE 0x380ec +7086 clk cpu0 IT (7050) 000380ec:0000100380ec_NS f100053f O EL1h_n : CMP x9,#1 +7086 clk cpu0 R cpsr 620003c5 +7087 clk cpu0 IS (7051) 000380f0:0000100380f0_NS 54000061 O EL1h_n : B.NE 0x380fc +7088 clk cpu0 IT (7052) 000380f4:0000100380f4_NS d40000e2 O EL1h_n : HVC #7 +7088 clk cpu0 E 000380f4:0000100380f4_NS EL2h 00000019 CoreEvent_ModeChange +7088 clk cpu0 E 000380f4:0000100380f4_NS 00000088 CoreEvent_LOWER_64_SYNC +7088 clk cpu0 R cpsr 620003c9 +7088 clk cpu0 R PMBIDR_EL1 00000030 +7088 clk cpu0 R ESR_EL2 5a000007 +7088 clk cpu0 R SPSR_EL2 620003c5 +7088 clk cpu0 R TRBIDR_EL1 000000000000002b +7088 clk cpu0 R ELR_EL2 00000000000380f8 +7088 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +7088 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000060410000 +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +7088 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +7088 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +7088 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +7088 clk cpu0 TTW ITLB LPAE 1:3 0000702f0030 00000000100184c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010018000 +7088 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00018000_NS EL2_n, nG asid=0:0x0010018000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7088 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00018000_NS EL2_n, nG asid=0:0x0010018000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00002c1a0000 +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +7088 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702f0000_NS +7088 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0061 ALLOC 0x000010018c00_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d INVAL 0x000060410000 +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d ALLOC 0x0000702d0000_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e INVAL 0x00002c1a0000 +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e ALLOC 0x0000702e0000_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000f CLEAN 0x000010810000_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000f INVAL 0x000010810000_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000f ALLOC 0x0000702f0000_NS +7088 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0301 ALLOC 0x000010018c00_NS +7089 clk cpu0 IT (7053) 00018c00:000010018c00_NS 14001079 O EL2h_n : B 0x1cde4 +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702c0000_NS +7089 clk cpu0 TTW ITLB LPAE 1:0 0000702c0000 00000000702d0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702d0000 +7089 clk cpu0 TTW ITLB LPAE 1:1 0000702d0000 00000000702e0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702e0000 +7089 clk cpu0 TTW ITLB LPAE 1:2 0000702e0000 00000000702f0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000702f0000 +7089 clk cpu0 TTW ITLB LPAE 1:3 0000702f0038 000000001001c4c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x000000001001c000 +7089 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x0001c000_NS EL2_n, nG asid=0:0x001001c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7089 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x0001c000_NS EL2_n, nG asid=0:0x001001c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702f0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702d0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702c0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x0000702e0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702d0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x0000702f0000_NS +7089 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f ALLOC 0x00001001cdc0_NS +7089 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1370 ALLOC 0x00001001cdc0_NS +7090 clk cpu0 IT (7054) 0001cde4:00001001cde4_NS d10403ff O EL2h_n : SUB sp,sp,#0x100 +7090 clk cpu0 R SP_EL2 000000000383C1D0 +7091 clk cpu0 IT (7055) 0001cde8:00001001cde8_NS a90007e0 O EL2h_n : STP x0,x1,[sp,#0] +7091 clk cpu0 MW8 0383c1d0:00001083c1d0_NS 00000000_00274007 +7091 clk cpu0 MW8 0383c1d8:00001083c1d8_NS 00000000_03000000 +7092 clk cpu0 IT (7056) 0001cdec:00001001cdec_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +7092 clk cpu0 R X0 000000005A000007 +7093 clk cpu0 IT (7057) 0001cdf0:00001001cdf0_NS 531a7c01 O EL2h_n : LSR w1,w0,#26 +7093 clk cpu0 R X1 0000000000000016 +7094 clk cpu0 IT (7058) 0001cdf4:00001001cdf4_NS 7100543f O EL2h_n : CMP w1,#0x15 +7094 clk cpu0 R cpsr 220003c9 +7095 clk cpu0 IS (7059) 0001cdf8:00001001cdf8_NS 54000340 O EL2h_n : B.EQ 0x1ce60 +7096 clk cpu0 IT (7060) 0001cdfc:00001001cdfc_NS 7100583f O EL2h_n : CMP w1,#0x16 +7096 clk cpu0 R cpsr 620003c9 +7096 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0071 ALLOC 0x00001001ce00_NS +7096 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1380 ALLOC 0x00001001ce00_NS +7097 clk cpu0 IT (7061) 0001ce00:00001001ce00_NS 540000a0 O EL2h_n : B.EQ 0x1ce14 +7098 clk cpu0 IT (7062) 0001ce14:00001001ce14_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +7098 clk cpu0 R X0 000000005A000007 +7099 clk cpu0 IT (7063) 0001ce18:00001001ce18_NS 53003c01 O EL2h_n : UXTH w1,w0 +7099 clk cpu0 R X1 0000000000000007 +7100 clk cpu0 IT (7064) 0001ce1c:00001001ce1c_NS 7100143f O EL2h_n : CMP w1,#5 +7100 clk cpu0 R cpsr 220003c9 +7101 clk cpu0 IS (7065) 0001ce20:00001001ce20_NS 5400f50b O EL2h_n : B.LT 0x1ecc0 +7102 clk cpu0 IT (7066) 0001ce24:00001001ce24_NS 7100283f O EL2h_n : CMP w1,#0xa +7102 clk cpu0 R cpsr 820003c9 +7103 clk cpu0 IS (7067) 0001ce28:00001001ce28_NS 5400f4cc O EL2h_n : B.GT 0x1ecc0 +7104 clk cpu0 IT (7068) 0001ce2c:00001001ce2c_NS 71001c3f O EL2h_n : CMP w1,#7 +7104 clk cpu0 R cpsr 620003c9 +7105 clk cpu0 IT (7069) 0001ce30:00001001ce30_NS 540003a0 O EL2h_n : B.EQ 0x1cea4 +7105 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0074 ALLOC 0x00001001ce80_NS +7105 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13a1 ALLOC 0x00001001ce80_NS +7106 clk cpu0 IT (7070) 0001cea4:00001001cea4_NS a94007e0 O EL2h_n : LDP x0,x1,[sp,#0] +7106 clk cpu0 MR8 0383c1d0:00001083c1d0_NS 00000000_00274007 +7106 clk cpu0 MR8 0383c1d8:00001083c1d8_NS 00000000_03000000 +7106 clk cpu0 R X0 0000000000274007 +7106 clk cpu0 R X1 0000000003000000 +7107 clk cpu0 IT (7071) 0001cea8:00001001cea8_NS 910403ff O EL2h_n : ADD sp,sp,#0x100 +7107 clk cpu0 R SP_EL2 000000000383C2D0 +7108 clk cpu0 IT (7072) 0001ceac:00001001ceac_NS f103bc3f O EL2h_n : CMP x1,#0xef +7108 clk cpu0 R cpsr 220003c9 +7109 clk cpu0 IT (7073) 0001ceb0:00001001ceb0_NS 54000061 O EL2h_n : B.NE 0x1cebc +7110 clk cpu0 IT (7074) 0001cebc:00001001cebc_NS a9bf17e4 O EL2h_n : STP x4,x5,[sp,#-0x10]! +7110 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00000004 +7110 clk cpu0 MW8 0383c2c8:00001083c2c8_NS 00000000_00000000 +7110 clk cpu0 R SP_EL2 000000000383C2C0 +7110 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0076 ALLOC 0x00001001cec0_NS +7110 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13b0 ALLOC 0x00001001cec0_NS +7111 clk cpu0 IT (7075) 0001cec0:00001001cec0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +7111 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00274007 +7111 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_03000000 +7111 clk cpu0 R SP_EL2 000000000383C2B0 +7112 clk cpu0 IT (7076) 0001cec4:00001001cec4_NS d2800005 O EL2h_n : MOV x5,#0 +7112 clk cpu0 R X5 0000000000000000 +7113 clk cpu0 IT (7077) 0001cec8:00001001cec8_NS d34d3401 O EL2h_n : UBFIZ x1,x0,#51,#14 +7113 clk cpu0 R X1 0000000000000000 +7114 clk cpu0 IT (7078) 0001cecc:00001001cecc_NS f100043f O EL2h_n : CMP x1,#1 +7114 clk cpu0 R cpsr 820003c9 +7115 clk cpu0 IT (7079) 0001ced0:00001001ced0_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +7115 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00274007 +7115 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_03000000 +7115 clk cpu0 R SP_EL2 000000000383C2C0 +7115 clk cpu0 R X0 0000000000274007 +7115 clk cpu0 R X1 0000000003000000 +7116 clk cpu0 IT (7080) 0001ced4:00001001ced4_NS 540003a1 O EL2h_n : B.NE 0x1cf48 +7116 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007a ALLOC 0x00001001cf40_NS +7116 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13d0 ALLOC 0x00001001cf40_NS +7117 clk cpu0 IT (7081) 0001cf48:00001001cf48_NS a9bf0fe2 O EL2h_n : STP x2,x3,[sp,#-0x10]! +7117 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +7117 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_00000138 +7117 clk cpu0 R SP_EL2 000000000383C2B0 +7118 clk cpu0 IT (7082) 0001cf4c:00001001cf4c_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +7118 clk cpu0 MW8 0383c2a0:00001083c2a0_NS 7fff7fff_7fff7fff +7118 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_00035960 +7118 clk cpu0 R SP_EL2 000000000383C2A0 +7119 clk cpu0 IT (7083) 0001cf50:00001001cf50_NS 530e3803 O EL2h_n : UBFIZ w3,w0,#18,#15 +7119 clk cpu0 R X3 0000000000000001 +7120 clk cpu0 IT (7084) 0001cf54:00001001cf54_NS f100047f O EL2h_n : CMP x3,#1 +7120 clk cpu0 R cpsr 620003c9 +7121 clk cpu0 IT (7085) 0001cf58:00001001cf58_NS 540000c0 O EL2h_n : B.EQ 0x1cf70 +7122 clk cpu0 IT (7086) 0001cf70:00001001cf70_NS 5801e582 O EL2h_n : LDR x2,0x20c20 +7122 clk cpu0 MR8 00020c20:000010020c20_NS 00000000_0001d590 +7122 clk cpu0 R X2 000000000001D590 +7122 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0061 ALLOC 0x000010020c00_NS +7122 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0302 ALLOC 0x000010020c00_NS +7123 clk cpu0 IT (7087) 0001cf74:00001001cf74_NS 53107c03 O EL2h_n : LSR w3,w0,#16 +7123 clk cpu0 R X3 0000000000000027 +7124 clk cpu0 IT (7088) 0001cf78:00001001cf78_NS 12003c63 O EL2h_n : AND w3,w3,#0xffff +7124 clk cpu0 R X3 0000000000000027 +7125 clk cpu0 IT (7089) 0001cf7c:00001001cf7c_NS d37df063 O EL2h_n : LSL x3,x3,#3 +7125 clk cpu0 R X3 0000000000000138 +7125 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007c ALLOC 0x00001001cf80_NS +7125 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13e0 ALLOC 0x00001001cf80_NS +7126 clk cpu0 IT (7090) 0001cf80:00001001cf80_NS 8b030042 O EL2h_n : ADD x2,x2,x3 +7126 clk cpu0 R X2 000000000001D6C8 +7127 clk cpu0 IT (7091) 0001cf84:00001001cf84_NS f9400044 O EL2h_n : LDR x4,[x2,#0] +7127 clk cpu0 MR8 0001d6c8:00001001d6c8_NS 00000000_0001eacc +7127 clk cpu0 R X4 000000000001EACC +7127 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x0001c000_NS EL2_n, nG asid=0:0x001001c000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7127 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00b7 ALLOC 0x00001001d6c0_NS +7127 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15b1 ALLOC 0x00001001d6c0_NS +7128 clk cpu0 IT (7092) 0001cf88:00001001cf88_NS d63f0080 O EL2h_n : BLR x4 +7128 clk cpu0 R cpsr 62000bc9 +7128 clk cpu0 R X30 000000000001CF8C +7128 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0156 ALLOC 0x00001001eac0_NS +7128 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ab0 ALLOC 0x00001001eac0_NS +7129 clk cpu0 IT (7093) 0001eacc:00001001eacc_NS d53c1122 O EL2h_n : MRS x2,MDCR_EL2 +7129 clk cpu0 R cpsr 620003c9 +7129 clk cpu0 R X2 0000000000000008 +7130 clk cpu0 IT (7094) 0001ead0:00001001ead0_NS 8a080021 O EL2h_n : AND x1,x1,x8 +7130 clk cpu0 R X1 0000000003000000 +7131 clk cpu0 IT (7095) 0001ead4:00001001ead4_NS 8a280042 O EL2h_n : BIC x2,x2,x8 +7131 clk cpu0 R X2 0000000000000008 +7132 clk cpu0 IT (7096) 0001ead8:00001001ead8_NS aa020021 O EL2h_n : ORR x1,x1,x2 +7132 clk cpu0 R X1 0000000003000008 +7133 clk cpu0 IT (7097) 0001eadc:00001001eadc_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +7133 clk cpu0 MW8 0383c290:00001083c290_NS 7fff7fff_7fff7fff +7133 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_0001cf8c +7133 clk cpu0 R SP_EL2 000000000383C290 +7134 clk cpu0 IT (7098) 0001eae0:00001001eae0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +7134 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_00274007 +7134 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_03000008 +7134 clk cpu0 R SP_EL2 000000000383C280 +7135 clk cpu0 IT (7099) 0001eae4:00001001eae4_NS d503201f O EL2h_n : NOP +7136 clk cpu0 IT (7100) 0001eae8:00001001eae8_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +7136 clk cpu0 MR8 0383c280:00001083c280_NS 00000000_00274007 +7136 clk cpu0 MR8 0383c288:00001083c288_NS 00000000_03000008 +7136 clk cpu0 R SP_EL2 000000000383C290 +7136 clk cpu0 R X0 0000000000274007 +7136 clk cpu0 R X1 0000000003000008 +7137 clk cpu0 IT (7101) 0001eaec:00001001eaec_NS d51c1121 O EL2h_n : MSR MDCR_EL2,x1 +7137 clk cpu0 R MDCR_EL2 00000000:03000008 +7138 clk cpu0 IT (7102) 0001eaf0:00001001eaf0_NS d5033fdf O EL2h_n : ISB +7138 clk cpu0 R PMBIDR_EL1 00000030 +7138 clk cpu0 R TRBIDR_EL1 000000000000002b +7139 clk cpu0 IT (7103) 0001eaf4:00001001eaf4_NS d503201f O EL2h_n : NOP +7140 clk cpu0 IT (7104) 0001eaf8:00001001eaf8_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +7140 clk cpu0 MR8 0383c290:00001083c290_NS 7fff7fff_7fff7fff +7140 clk cpu0 MR8 0383c298:00001083c298_NS 00000000_0001cf8c +7140 clk cpu0 R SP_EL2 000000000383C2A0 +7140 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7140 clk cpu0 R X30 000000000001CF8C +7141 clk cpu0 IT (7105) 0001eafc:00001001eafc_NS d65f03c0 O EL2h_n : RET +7142 clk cpu0 IT (7106) 0001cf8c:00001001cf8c_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +7142 clk cpu0 MR8 0383c2a0:00001083c2a0_NS 7fff7fff_7fff7fff +7142 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_00035960 +7142 clk cpu0 R SP_EL2 000000000383C2B0 +7142 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7142 clk cpu0 R X30 0000000000035960 +7143 clk cpu0 IT (7107) 0001cf90:00001001cf90_NS a8c10fe2 O EL2h_n : LDP x2,x3,[sp],#0x10 +7143 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +7143 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_00000138 +7143 clk cpu0 R SP_EL2 000000000383C2C0 +7143 clk cpu0 R X2 0000000000035FC8 +7143 clk cpu0 R X3 0000000000000138 +7144 clk cpu0 IT (7108) 0001cf94:00001001cf94_NS a8c117e4 O EL2h_n : LDP x4,x5,[sp],#0x10 +7144 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00000004 +7144 clk cpu0 MR8 0383c2c8:00001083c2c8_NS 00000000_00000000 +7144 clk cpu0 R SP_EL2 000000000383C2D0 +7144 clk cpu0 R X4 0000000000000004 +7144 clk cpu0 R X5 0000000000000000 +7145 clk cpu0 IT (7109) 0001cf98:00001001cf98_NS 1400000b O EL2h_n : B 0x1cfc4 +7145 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007e ALLOC 0x00001001cfc0_NS +7145 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13f0 ALLOC 0x00001001cfc0_NS +7146 clk cpu0 IT (7110) 0001cfc4:00001001cfc4_NS aa0003e2 O EL2h_n : MOV x2,x0 +7146 clk cpu0 R X2 0000000000274007 +7147 clk cpu0 IT (7111) 0001cfc8:00001001cfc8_NS aa0003e3 O EL2h_n : MOV x3,x0 +7147 clk cpu0 R X3 0000000000274007 +7148 clk cpu0 IT (7112) 0001cfcc:00001001cfcc_NS d34f3c42 O EL2h_n : UBFIZ x2,x2,#49,#16 +7148 clk cpu0 R X2 0000000000000000 +7149 clk cpu0 IT (7113) 0001cfd0:00001001cfd0_NS f100045f O EL2h_n : CMP x2,#1 +7149 clk cpu0 R cpsr 820003c9 +7150 clk cpu0 IT (7114) 0001cfd4:00001001cfd4_NS 540003e1 O EL2h_n : B.NE 0x1d050 +7150 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0082 ALLOC 0x00001001d040_NS +7150 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1410 ALLOC 0x00001001d040_NS +7151 clk cpu0 IT (7115) 0001d050:00001001d050_NS d69f03e0 O EL2h_n : ERET +7151 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +7151 clk cpu0 R cpsr 620003c5 +7151 clk cpu0 R PMBIDR_EL1 00000030 +7151 clk cpu0 R TRBIDR_EL1 000000000000002b +7151 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +7151 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +7152 clk cpu0 IT (7116) 000380f8:0000100380f8_NS 1400000f O EL1h_n : B 0x38134 +7152 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0009 ALLOC 0x000010038100_NS +7152 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0044 ALLOC 0x000010038100_NS +7153 clk cpu0 IT (7117) 00038134:000010038134_NS d65f03c0 O EL1h_n : RET +7154 clk cpu0 IT (7118) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7154 clk cpu0 MR8 03700540:000000f00540_NS 7fff7fff_7fff7fff +7154 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000115cc +7154 clk cpu0 R SP_EL1 0000000003700550 +7154 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7154 clk cpu0 R X30 00000000000115CC +7155 clk cpu0 IT (7119) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +7155 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +7155 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +7155 clk cpu0 R SP_EL1 0000000003700560 +7155 clk cpu0 R X2 0000000000000000 +7155 clk cpu0 R X3 0000000000000001 +7156 clk cpu0 IT (7120) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +7156 clk cpu0 MR8 03700560:000000f00560_NS e7ffe7ff_e7ffe7ff +7156 clk cpu0 MR8 03700568:000000f00568_NS 0001ffff_fe000000 +7156 clk cpu0 R SP_EL1 0000000003700570 +7156 clk cpu0 R X6 E7FFE7FFE7FFE7FF +7156 clk cpu0 R X7 0001FFFFFE000000 +7157 clk cpu0 IT (7121) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +7157 clk cpu0 MR8 03700570:000000f00570_NS 00000000_030293f0 +7157 clk cpu0 MR8 03700578:000000f00578_NS 00000000_000fffe0 +7157 clk cpu0 R SP_EL1 0000000003700580 +7157 clk cpu0 R X4 00000000030293F0 +7157 clk cpu0 R X5 00000000000FFFE0 +7158 clk cpu0 IT (7122) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +7159 clk cpu0 IT (7123) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +7159 clk cpu0 R cpsr 820003c5 +7159 clk cpu0 R PMBIDR_EL1 00000030 +7159 clk cpu0 R TRBIDR_EL1 000000000000002b +7160 clk cpu0 IT (7124) 000a70f4:0000100a70f4_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +7160 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +7160 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +7160 clk cpu0 R SP_EL1 0000000003700590 +7160 clk cpu0 R X8 0000000000000003 +7160 clk cpu0 R X9 0000000000000018 +7161 clk cpu0 IT (7125) 000a70f8:0000100a70f8_NS d65f03c0 O EL1h_n : RET +7162 clk cpu0 IT (7126) 000115cc:0000100115cc_NS f94043fe O EL1h_n : LDR x30,[sp,#0x80] +7162 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00010898 +7162 clk cpu0 R X30 0000000000010898 +7163 clk cpu0 IT (7127) 000115d0:0000100115d0_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +7163 clk cpu0 R SP_EL1 0000000003700620 +7164 clk cpu0 IT (7128) 000115d4:0000100115d4_NS d65f03c0 O EL1h_n : RET +7165 clk cpu0 IT (7129) 00010898:000010010898_NS f94043e9 O EL1h_n : LDR x9,[sp,#0x80] +7165 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +7165 clk cpu0 R X9 0000000003008530 +7166 clk cpu0 IT (7130) 0001089c:00001001089c_NS f940012a O EL1h_n : LDR x10,[x9,#0] +7166 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +7166 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +7166 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +7166 clk cpu0 TTW DTLB LPAE 1:3 000070472010 0000000000808463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000808000 +7166 clk cpu0 MR8 03008530:000000808530_NS 00000000_00000000 +7166 clk cpu0 R X10 0000000000000000 +7166 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03008000_NS EL1_n vmid=0:0x0000808000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7166 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03008000_NS EL1_n vmid=0:0x0000808000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x0000702e0000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x0000702f0000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 INVAL 0x000070462000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0100 ALLOC 0x000070472000_NS +7166 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0029 ALLOC 0x000000808500_NS +7166 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d INVAL 0x0000702d0000_NS +7166 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000d ALLOC 0x000070250000_NS +7166 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e INVAL 0x0000702e0000_NS +7166 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000e ALLOC 0x000070440000_NS +7166 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0143 ALLOC 0x000000808500_NS +7167 clk cpu0 IT (7131) 000108a0:0000100108a0_NS f9403fec O EL1h_n : LDR x12,[sp,#0x78] +7167 clk cpu0 MR8 03700698:000000f00698_NS 00000000_00000000 +7167 clk cpu0 R X12 0000000000000000 +7168 clk cpu0 IT (7132) 000108a4:0000100108a4_NS eb0c015f O EL1h_n : CMP x10,x12 +7168 clk cpu0 R cpsr 620003c5 +7169 clk cpu0 IT (7133) 000108a8:0000100108a8_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +7169 clk cpu0 R X8 0000000000000001 +7170 clk cpu0 IT (7134) 000108ac:0000100108ac_NS 37000048 O EL1h_n : TBNZ w8,#0,0x108b4 +7171 clk cpu0 IT (7135) 000108b4:0000100108b4_NS b0000008 O EL1h_n : ADRP x8,0x118b4 +7171 clk cpu0 R X8 0000000000011000 +7172 clk cpu0 IT (7136) 000108b8:0000100108b8_NS 91089108 O EL1h_n : ADD x8,x8,#0x224 +7172 clk cpu0 R X8 0000000000011224 +7173 clk cpu0 IT (7137) 000108bc:0000100108bc_NS d63f0100 O EL1h_n : BLR x8 +7173 clk cpu0 R cpsr 62000bc5 +7173 clk cpu0 R X30 00000000000108C0 +7174 clk cpu0 IT (7138) 00011224:000010011224_NS f81f0ffe O EL1h_n : STR x30,[sp,#-0x10]! +7174 clk cpu0 MW8 03700610:000000f00610_NS 00000000_000108c0 +7174 clk cpu0 R cpsr 620003c5 +7174 clk cpu0 R SP_EL1 0000000003700610 +7175 clk cpu0 IT (7139) 00011228:000010011228_NS 94000280 O EL1h_n : BL 0x11c28 +7175 clk cpu0 R X30 000000000001122C +7176 clk cpu0 IT (7140) 00011c28:000010011c28_NS d2a46008 O EL1h_n : MOV x8,#0x23000000 +7176 clk cpu0 R X8 0000000023000000 +7177 clk cpu0 IT (7141) 00011c2c:000010011c2c_NS 90018309 O EL1h_n : ADRP x9,0x3071c2c +7177 clk cpu0 R X9 0000000003071000 +7178 clk cpu0 IT (7142) 00011c30:000010011c30_NS 9124a129 O EL1h_n : ADD x9,x9,#0x928 +7178 clk cpu0 R X9 0000000003071928 +7179 clk cpu0 IT (7143) 00011c34:000010011c34_NS f9000128 O EL1h_n : STR x8,[x9,#0] +7179 clk cpu0 MW8 03071928:000000871928_NS 00000000_23000000 +7180 clk cpu0 IT (7144) 00011c38:000010011c38_NS f9400120 O EL1h_n : LDR x0,[x9,#0] +7180 clk cpu0 MR8 03071928:000000871928_NS 00000000_23000000 +7180 clk cpu0 R X0 0000000023000000 +7181 clk cpu0 IT (7145) 00011c3c:000010011c3c_NS d65f03c0 O EL1h_n : RET +7182 clk cpu0 IT (7146) 0001122c:00001001122c_NS f84107fe O EL1h_n : LDR x30,[sp],#0x10 +7182 clk cpu0 MR8 03700610:000000f00610_NS 00000000_000108c0 +7182 clk cpu0 R SP_EL1 0000000003700620 +7182 clk cpu0 R X30 00000000000108C0 +7183 clk cpu0 IT (7147) 00011230:000010011230_NS d65f03c0 O EL1h_n : RET +7183 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0046 ALLOC 0x0000100108c0_NS +7183 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0230 ALLOC 0x0000100108c0_NS +7184 clk cpu0 IT (7148) 000108c0:0000100108c0_NS f94043e8 O EL1h_n : LDR x8,[sp,#0x80] +7184 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +7184 clk cpu0 R X8 0000000003008530 +7185 clk cpu0 IT (7149) 000108c4:0000100108c4_NS f9000100 O EL1h_n : STR x0,[x8,#0] +7185 clk cpu0 MW8 03008530:000000808530_NS 00000000_23000000 +7185 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0029 DIRTY 0x000000808500_NS +7185 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0143 INVAL 0x000000808500_NS +7186 clk cpu0 IT (7150) 000108c8:0000100108c8_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +7186 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +7186 clk cpu0 R X3 0000000000000000 +7187 clk cpu0 IT (7151) 000108cc:0000100108cc_NS 52803d80 O EL1h_n : MOV w0,#0x1ec +7187 clk cpu0 R X0 00000000000001EC +7188 clk cpu0 IT (7152) 000108d0:0000100108d0_NS 52800021 O EL1h_n : MOV w1,#1 +7188 clk cpu0 R X1 0000000000000001 +7189 clk cpu0 IT (7153) 000108d4:0000100108d4_NS 52800068 O EL1h_n : MOV w8,#3 +7189 clk cpu0 R X8 0000000000000003 +7190 clk cpu0 IT (7154) 000108d8:0000100108d8_NS 2a0803e2 O EL1h_n : MOV w2,w8 +7190 clk cpu0 R X2 0000000000000003 +7191 clk cpu0 IT (7155) 000108dc:0000100108dc_NS b90067e8 O EL1h_n : STR w8,[sp,#0x64] +7191 clk cpu0 MW4 03700684:000000f00684_NS 00000003 +7192 clk cpu0 IT (7156) 000108e0:0000100108e0_NS 94022b85 O EL1h_n : BL 0x9b6f4 +7192 clk cpu0 R X30 00000000000108E4 +7192 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b7 ALLOC 0x00001009b6c0_NS +7192 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0db1 ALLOC 0x00001009b6c0_NS +7193 clk cpu0 IT (7157) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +7193 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +7193 clk cpu0 R SP_EL1 0000000003700600 +7194 clk cpu0 IT (7158) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +7194 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +7194 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000108e4 +7195 clk cpu0 IT (7159) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +7195 clk cpu0 R cpsr 220003c5 +7195 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b9 ALLOC 0x00001009b700_NS +7195 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0dc1 ALLOC 0x00001009b700_NS +7196 clk cpu0 IT (7160) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +7196 clk cpu0 R X19 00000000000001EC +7197 clk cpu0 IS (7161) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +7198 clk cpu0 IT (7162) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +7198 clk cpu0 R cpsr 620003c5 +7199 clk cpu0 IT (7163) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +7199 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01bb ALLOC 0x00001009b740_NS +7199 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0dd1 ALLOC 0x00001009b740_NS +7200 clk cpu0 IT (7164) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +7200 clk cpu0 R X1 00000000000001EC +7201 clk cpu0 IT (7165) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +7201 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +7201 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000108e4 +7201 clk cpu0 R X19 1818181818181818 +7201 clk cpu0 R X30 00000000000108E4 +7202 clk cpu0 IT (7166) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +7202 clk cpu0 R X0 0000000000000001 +7203 clk cpu0 IT (7167) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +7203 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +7203 clk cpu0 R SP_EL1 0000000003700620 +7203 clk cpu0 R X20 001FFFFFFFFFFFFE +7204 clk cpu0 IT (7168) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +7204 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017b INVAL 0x0000100a6f40_NS +7204 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017b ALLOC 0x00001009ef40_NS +7204 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1bd1 ALLOC 0x00001009ef40_NS +7205 clk cpu0 IT (7169) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +7205 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +7205 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000108e4 +7205 clk cpu0 R SP_EL1 0000000003700610 +7206 clk cpu0 IT (7170) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +7206 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +7206 clk cpu0 R cpsr 620003c5 +7206 clk cpu0 R PMBIDR_EL1 00000030 +7206 clk cpu0 R ESR_EL1 56000005 +7206 clk cpu0 R SPSR_EL1 620003c5 +7206 clk cpu0 R TRBIDR_EL1 000000000000002b +7206 clk cpu0 R ELR_EL1 000000000009ef50 +7207 clk cpu0 IT (7171) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +7208 clk cpu0 IT (7172) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +7208 clk cpu0 R SP_EL1 0000000003700510 +7209 clk cpu0 IT (7173) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +7209 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +7209 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001ec +7210 clk cpu0 IT (7174) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +7210 clk cpu0 R X0 0000000056000005 +7211 clk cpu0 IT (7175) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +7211 clk cpu0 R X1 0000000000000015 +7212 clk cpu0 IT (7176) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +7212 clk cpu0 R cpsr 620003c5 +7213 clk cpu0 IT (7177) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +7214 clk cpu0 IT (7178) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +7214 clk cpu0 R X1 0000000000000005 +7215 clk cpu0 IT (7179) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +7215 clk cpu0 R cpsr 620003c5 +7216 clk cpu0 IS (7180) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +7217 clk cpu0 IT (7181) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +7217 clk cpu0 R cpsr 820003c5 +7218 clk cpu0 IS (7182) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +7219 clk cpu0 IT (7183) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +7219 clk cpu0 R cpsr 820003c5 +7220 clk cpu0 IS (7184) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +7221 clk cpu0 IT (7185) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +7221 clk cpu0 R cpsr 820003c5 +7222 clk cpu0 IS (7186) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +7223 clk cpu0 IT (7187) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +7223 clk cpu0 R cpsr 820003c5 +7224 clk cpu0 IS (7188) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +7225 clk cpu0 IT (7189) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +7225 clk cpu0 R cpsr 820003c5 +7226 clk cpu0 IS (7190) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +7227 clk cpu0 IT (7191) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +7227 clk cpu0 R cpsr 820003c5 +7228 clk cpu0 IS (7192) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +7229 clk cpu0 IT (7193) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +7229 clk cpu0 R cpsr 620003c5 +7230 clk cpu0 IT (7194) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +7230 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000d ALLOC 0x000010038180_NS +7230 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0061 ALLOC 0x000010038180_NS +7231 clk cpu0 IT (7195) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +7231 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +7231 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001ec +7231 clk cpu0 R X0 0000000000000001 +7231 clk cpu0 R X1 00000000000001EC +7232 clk cpu0 IT (7196) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +7232 clk cpu0 R SP_EL1 0000000003700610 +7233 clk cpu0 IT (7197) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +7233 clk cpu0 R X0 00000000000001EC +7234 clk cpu0 IT (7198) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +7234 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +7234 clk cpu0 MW8 03700608:000000f00608_NS 00000000_000108e4 +7234 clk cpu0 R SP_EL1 0000000003700600 +7235 clk cpu0 IT (7199) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +7235 clk cpu0 R X30 00000000000381B4 +7235 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01bf ALLOC 0x00001009b7c0_NS +7235 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0df1 ALLOC 0x00001009b7c0_NS +7236 clk cpu0 IT (7200) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +7236 clk cpu0 R X9 0000000003003000 +7237 clk cpu0 IT (7201) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +7237 clk cpu0 R X8 000000000000007B +7238 clk cpu0 IT (7202) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +7238 clk cpu0 R X9 00000000030039C8 +7239 clk cpu0 IT (7203) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +7239 clk cpu0 MR8 03003da0:000000803da0_NS 00000000_0009f790 +7239 clk cpu0 R X0 000000000009F790 +7239 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01ec ALLOC 0x000000803d80_NS +7239 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f61 ALLOC 0x000000803d80_NS +7240 clk cpu0 IT (7204) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +7240 clk cpu0 R cpsr 620007c5 +7240 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01bd ALLOC 0x00001009f780_NS +7240 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1de0 ALLOC 0x00001009f780_NS +7241 clk cpu0 IT (7205) 0009f790:00001009f790_NS d5310be0 O EL1h_n : MRS x0,TRCIDR3 +7241 clk cpu0 R cpsr 620003c5 +7241 clk cpu0 R X0 000000000D7F0004 +7242 clk cpu0 IT (7206) 0009f794:00001009f794_NS d65f03c0 O EL1h_n : RET +7243 clk cpu0 IT (7207) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7243 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +7243 clk cpu0 MR8 03700608:000000f00608_NS 00000000_000108e4 +7243 clk cpu0 R SP_EL1 0000000003700610 +7243 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7243 clk cpu0 R X30 00000000000108E4 +7244 clk cpu0 IT (7208) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +7244 clk cpu0 R cpsr 620003c5 +7244 clk cpu0 R PMBIDR_EL1 00000030 +7244 clk cpu0 R TRBIDR_EL1 000000000000002b +7245 clk cpu0 IT (7209) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7245 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +7245 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000108e4 +7245 clk cpu0 R SP_EL1 0000000003700620 +7245 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7245 clk cpu0 R X30 00000000000108E4 +7246 clk cpu0 IT (7210) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +7247 clk cpu0 IT (7211) 000108e4:0000100108e4_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +7247 clk cpu0 MW4 037007b8:000000f007b8_NS 0d7f0004 +7248 clk cpu0 IT (7212) 000108e8:0000100108e8_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +7248 clk cpu0 MR4 037007b8:000000f007b8_NS 0d7f0004 +7248 clk cpu0 R X8 000000000D7F0004 +7249 clk cpu0 IT (7213) 000108ec:0000100108ec_NS 52ae0009 O EL1h_n : MOV w9,#0x70000000 +7249 clk cpu0 R X9 0000000070000000 +7250 clk cpu0 IT (7214) 000108f0:0000100108f0_NS 0a090108 O EL1h_n : AND w8,w8,w9 +7250 clk cpu0 R X8 0000000000000000 +7251 clk cpu0 IT (7215) 000108f4:0000100108f4_NS 52800389 O EL1h_n : MOV w9,#0x1c +7251 clk cpu0 R X9 000000000000001C +7252 clk cpu0 IT (7216) 000108f8:0000100108f8_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +7252 clk cpu0 R X8 0000000000000000 +7253 clk cpu0 IT (7217) 000108fc:0000100108fc_NS b90197e8 O EL1h_n : STR w8,[sp,#0x194] +7253 clk cpu0 MW4 037007b4:000000f007b4_NS 00000000 +7253 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0048 ALLOC 0x000010010900_NS +7253 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0240 ALLOC 0x000010010900_NS +7254 clk cpu0 IT (7218) 00010900:000010010900_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +7254 clk cpu0 MR4 037007b8:000000f007b8_NS 0d7f0004 +7254 clk cpu0 R X8 000000000D7F0004 +7255 clk cpu0 IT (7219) 00010904:000010010904_NS 52860009 O EL1h_n : MOV w9,#0x3000 +7255 clk cpu0 R X9 0000000000003000 +7256 clk cpu0 IT (7220) 00010908:000010010908_NS 0a090108 O EL1h_n : AND w8,w8,w9 +7256 clk cpu0 R X8 0000000000000000 +7257 clk cpu0 IT (7221) 0001090c:00001001090c_NS 52800189 O EL1h_n : MOV w9,#0xc +7257 clk cpu0 R X9 000000000000000C +7258 clk cpu0 IT (7222) 00010910:000010010910_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +7258 clk cpu0 R X8 0000000000000000 +7259 clk cpu0 IT (7223) 00010914:000010010914_NS b90193e8 O EL1h_n : STR w8,[sp,#0x190] +7259 clk cpu0 MW4 037007b0:000000f007b0_NS 00000000 +7260 clk cpu0 IT (7224) 00010918:000010010918_NS b94197e8 O EL1h_n : LDR w8,[sp,#0x194] +7260 clk cpu0 MR4 037007b4:000000f007b4_NS 00000000 +7260 clk cpu0 R X8 0000000000000000 +7261 clk cpu0 IT (7225) 0001091c:00001001091c_NS b94193e9 O EL1h_n : LDR w9,[sp,#0x190] +7261 clk cpu0 MR4 037007b0:000000f007b0_NS 00000000 +7261 clk cpu0 R X9 0000000000000000 +7262 clk cpu0 IT (7226) 00010920:000010010920_NS b94067ea O EL1h_n : LDR w10,[sp,#0x64] +7262 clk cpu0 MR4 03700684:000000f00684_NS 00000003 +7262 clk cpu0 R X10 0000000000000003 +7263 clk cpu0 IT (7227) 00010924:000010010924_NS 1aca2129 O EL1h_n : LSL w9,w9,w10 +7263 clk cpu0 R X9 0000000000000000 +7264 clk cpu0 IT (7228) 00010928:000010010928_NS 2a090108 O EL1h_n : ORR w8,w8,w9 +7264 clk cpu0 R X8 0000000000000000 +7265 clk cpu0 IT (7229) 0001092c:00001001092c_NS b9018fe8 O EL1h_n : STR w8,[sp,#0x18c] +7265 clk cpu0 MW4 037007ac:000000f007ac_NS 00000000 +7266 clk cpu0 IT (7230) 00010930:000010010930_NS f94063eb O EL1h_n : LDR x11,[sp,#0xc0] +7266 clk cpu0 MR8 037006e0:000000f006e0_NS 00000000_038007bc +7266 clk cpu0 R X11 00000000038007BC +7267 clk cpu0 IT (7231) 00010934:000010010934_NS b9400168 O EL1h_n : LDR w8,[x11,#0] +7267 clk cpu0 MR4 038007bc:0000108007bc_NS 00000001 +7267 clk cpu0 R X8 0000000000000001 +7267 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d CLEAN 0x000000f00780_NS +7267 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d INVAL 0x000000f00780_NS +7267 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d ALLOC 0x000010800780_NS +7267 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e4 ALLOC 0x000000f00780_NS +7268 clk cpu0 IT (7232) 00010938:000010010938_NS 7100051f O EL1h_n : CMP w8,#1 +7268 clk cpu0 R cpsr 620003c5 +7269 clk cpu0 IT (7233) 0001093c:00001001093c_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +7269 clk cpu0 R X8 0000000000000001 +7269 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004a INVAL 0x000010098940 +7269 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004a ALLOC 0x000010010940_NS +7269 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0253 ALLOC 0x000010010940_NS +7270 clk cpu0 IT (7234) 00010940:000010010940_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10948 +7271 clk cpu0 IT (7235) 00010948:000010010948_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +7271 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +7271 clk cpu0 R X8 0000000000000001 +7271 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003c INVAL 0x000010040780_NS +7271 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003c ALLOC 0x000000f00780_NS +7272 clk cpu0 IT (7236) 0001094c:00001001094c_NS 7100051f O EL1h_n : CMP w8,#1 +7272 clk cpu0 R cpsr 620003c5 +7273 clk cpu0 IT (7237) 00010950:000010010950_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +7273 clk cpu0 R X8 0000000000000000 +7274 clk cpu0 IS (7238) 00010954:000010010954_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1095c +7275 clk cpu0 IT (7239) 00010958:000010010958_NS 1400000e O EL1h_n : B 0x10990 +7275 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004d ALLOC 0x000010010980_NS +7275 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0261 ALLOC 0x000010010980_NS +7276 clk cpu0 IT (7240) 00010990:000010010990_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +7276 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +7276 clk cpu0 R X8 0000000000000001 +7277 clk cpu0 IT (7241) 00010994:000010010994_NS 7100051f O EL1h_n : CMP w8,#1 +7277 clk cpu0 R cpsr 620003c5 +7278 clk cpu0 IT (7242) 00010998:000010010998_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +7278 clk cpu0 R X8 0000000000000000 +7279 clk cpu0 IS (7243) 0001099c:00001001099c_NS 37000048 O EL1h_n : TBNZ w8,#0,0x109a4 +7280 clk cpu0 IT (7244) 000109a0:0000100109a0_NS 14000008 O EL1h_n : B 0x109c0 +7280 clk cpu0 CACHE cpu.cpu0.l1icache LINE 004f ALLOC 0x0000100109c0_NS +7280 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0271 ALLOC 0x0000100109c0_NS +7281 clk cpu0 IT (7245) 000109c0:0000100109c0_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +7281 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +7281 clk cpu0 R X8 0000000000000001 +7282 clk cpu0 IT (7246) 000109c4:0000100109c4_NS 7100051f O EL1h_n : CMP w8,#1 +7282 clk cpu0 R cpsr 620003c5 +7283 clk cpu0 IT (7247) 000109c8:0000100109c8_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +7283 clk cpu0 R X8 0000000000000001 +7284 clk cpu0 IT (7248) 000109cc:0000100109cc_NS 37000088 O EL1h_n : TBNZ w8,#0,0x109dc +7285 clk cpu0 IT (7249) 000109dc:0000100109dc_NS 52800028 O EL1h_n : MOV w8,#1 +7285 clk cpu0 R X8 0000000000000001 +7286 clk cpu0 IT (7250) 000109e0:0000100109e0_NS 2a0803e0 O EL1h_n : MOV w0,w8 +7286 clk cpu0 R X0 0000000000000001 +7287 clk cpu0 IT (7251) 000109e4:0000100109e4_NS 900001e1 O EL1h_n : ADRP x1,0x4c9e4 +7287 clk cpu0 R X1 000000000004C000 +7288 clk cpu0 IT (7252) 000109e8:0000100109e8_NS 91326821 O EL1h_n : ADD x1,x1,#0xc9a +7288 clk cpu0 R X1 000000000004CC9A +7289 clk cpu0 IT (7253) 000109ec:0000100109ec_NS b90063e8 O EL1h_n : STR w8,[sp,#0x60] +7289 clk cpu0 MW4 03700680:000000f00680_NS 00000001 +7290 clk cpu0 IT (7254) 000109f0:0000100109f0_NS 94022eb7 O EL1h_n : BL 0x9c4cc +7290 clk cpu0 R X30 00000000000109F4 +7291 clk cpu0 IT (7255) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +7291 clk cpu0 R SP_EL1 0000000003700590 +7292 clk cpu0 IT (7256) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +7292 clk cpu0 R X8 0000000006216000 +7293 clk cpu0 IT (7257) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +7293 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +7293 clk cpu0 R X8 0000000000000003 +7294 clk cpu0 IT (7258) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +7294 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +7294 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +7295 clk cpu0 IT (7259) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +7295 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +7295 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000109f4 +7296 clk cpu0 IT (7260) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +7296 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000003 +7296 clk cpu0 MW8 03700598:000000f00598_NS 00000000_00000000 +7297 clk cpu0 IT (7261) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +7297 clk cpu0 R cpsr 220003c5 +7298 clk cpu0 IT (7262) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +7298 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_030293f0 +7298 clk cpu0 MW8 037005a8:000000f005a8_NS 00000000_000fffe0 +7299 clk cpu0 IT (7263) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +7299 clk cpu0 MW8 037005b0:000000f005b0_NS e7ffe7ff_e7ffe7ff +7299 clk cpu0 MW8 037005b8:000000f005b8_NS 0001ffff_fe000000 +7300 clk cpu0 IT (7264) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +7300 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000000 +7300 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +7301 clk cpu0 IT (7265) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +7301 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000000 +7301 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000000 +7302 clk cpu0 IS (7266) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +7303 clk cpu0 IT (7267) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +7303 clk cpu0 R X20 0000000003008000 +7304 clk cpu0 IT (7268) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +7304 clk cpu0 R X20 0000000003008528 +7305 clk cpu0 IT (7269) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +7305 clk cpu0 R X0 0000000003008528 +7306 clk cpu0 IT (7270) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +7306 clk cpu0 R X19 000000000004CC9A +7307 clk cpu0 IT (7271) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +7307 clk cpu0 R X30 000000000009C510 +7308 clk cpu0 IT (7272) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +7308 clk cpu0 R X8 0000000006216000 +7309 clk cpu0 IT (7273) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +7309 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +7309 clk cpu0 R X8 0000000000000001 +7310 clk cpu0 IT (7274) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +7310 clk cpu0 R cpsr 820003c5 +7311 clk cpu0 IT (7275) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +7312 clk cpu0 IT (7276) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +7313 clk cpu0 IT (7277) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +7313 clk cpu0 R X9 0000000003700590 +7314 clk cpu0 IT (7278) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +7314 clk cpu0 R X8 00000000FFFFFFD0 +7315 clk cpu0 IT (7279) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +7315 clk cpu0 R X10 0000000003700620 +7316 clk cpu0 IT (7280) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +7316 clk cpu0 R X9 00000000037005C0 +7317 clk cpu0 IT (7281) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +7317 clk cpu0 R X0 0000000000000000 +7318 clk cpu0 IT (7282) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +7318 clk cpu0 R X1 0000000000000000 +7319 clk cpu0 IT (7283) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +7319 clk cpu0 R X2 0000000000000000 +7320 clk cpu0 IT (7284) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +7320 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_ffffffd0 +7321 clk cpu0 IT (7285) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +7321 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_03700620 +7321 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_037005c0 +7322 clk cpu0 IT (7286) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +7323 clk cpu0 IT (7287) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +7323 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_037005c0 +7323 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +7323 clk cpu0 R X8 0000000000000000 +7323 clk cpu0 R X10 00000000037005C0 +7324 clk cpu0 IT (7288) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +7324 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_03700620 +7324 clk cpu0 R X9 0000000003700620 +7325 clk cpu0 IT (7289) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +7325 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_ffffffd0 +7325 clk cpu0 R X11 00000000FFFFFFD0 +7326 clk cpu0 IT (7290) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +7326 clk cpu0 R X21 0000000000000000 +7327 clk cpu0 IT (7291) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +7327 clk cpu0 R X1 00000000037005C0 +7328 clk cpu0 IT (7292) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +7328 clk cpu0 R X0 000000000004CC9A +7329 clk cpu0 IT (7293) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +7329 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_037005c0 +7329 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_00000000 +7330 clk cpu0 IT (7294) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +7330 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_03700620 +7331 clk cpu0 IT (7295) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +7331 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_ffffffd0 +7332 clk cpu0 IT (7296) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +7332 clk cpu0 R X30 000000000009C560 +7333 clk cpu0 IT (7297) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +7333 clk cpu0 R SP_EL1 00000000037004F0 +7334 clk cpu0 IT (7298) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +7334 clk cpu0 MW8 03700580:000000f00580_NS 00000000_0004cc9a +7334 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0009c560 +7335 clk cpu0 IT (7299) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +7335 clk cpu0 R X19 00000000037005C0 +7336 clk cpu0 IT (7300) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +7336 clk cpu0 R X1 000000000004C000 +7337 clk cpu0 IT (7301) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +7337 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00000000 +7337 clk cpu0 MW8 03700578:000000f00578_NS 00000000_03008528 +7338 clk cpu0 IT (7302) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +7338 clk cpu0 R X20 000000000004CC9A +7339 clk cpu0 IT (7303) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +7339 clk cpu0 R X1 000000000004C00B +7340 clk cpu0 IT (7304) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +7340 clk cpu0 R X0 00000000037004F4 +7341 clk cpu0 IT (7305) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +7341 clk cpu0 R X2 000000000000003B +7342 clk cpu0 IT (7306) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +7342 clk cpu0 MW8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +7343 clk cpu0 IT (7307) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +7343 clk cpu0 MW8 03700540:000000f00540_NS 00010001_00010001 +7343 clk cpu0 MW8 03700548:000000f00548_NS ffe000ff_ffe000ff +7344 clk cpu0 IT (7308) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +7344 clk cpu0 MW8 03700550:000000f00550_NS 00000000_0000003c +7344 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00007c00 +7345 clk cpu0 IT (7309) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +7345 clk cpu0 MW8 03700560:000000f00560_NS fffe0000_00003fff +7345 clk cpu0 MW8 03700568:000000f00568_NS ffffffff_fffe0003 +7346 clk cpu0 IT (7310) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +7346 clk cpu0 R X30 0000000000092B80 +7347 clk cpu0 IT (7311) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +7347 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_037005c0 +7347 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_00092b80 +7347 clk cpu0 R SP_EL1 00000000037004E0 +7348 clk cpu0 IT (7312) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +7348 clk cpu0 R X19 00000000037004F4 +7349 clk cpu0 IT (7313) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +7349 clk cpu0 R X30 00000000000104DC +7350 clk cpu0 IT (7314) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +7350 clk cpu0 R cpsr 220003c5 +7351 clk cpu0 IS (7315) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +7352 clk cpu0 IT (7316) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +7352 clk cpu0 R cpsr 420003c5 +7353 clk cpu0 IT (7317) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +7354 clk cpu0 IT (7318) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +7354 clk cpu0 R cpsr 020003c5 +7354 clk cpu0 R X10 0000000000000003 +7355 clk cpu0 IS (7319) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +7356 clk cpu0 IT (7320) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +7356 clk cpu0 R X9 0000000000000020 +7357 clk cpu0 IT (7321) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +7357 clk cpu0 R X8 000000000004C008 +7358 clk cpu0 IT (7322) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +7358 clk cpu0 R cpsr 220003c5 +7359 clk cpu0 IT (7323) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +7359 clk cpu0 R X9 0000000000000008 +7360 clk cpu0 IS (7324) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +7361 clk cpu0 IT (7325) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +7361 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +7361 clk cpu0 R X12 000000000A00000A +7361 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +7361 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +7362 clk cpu0 IT (7326) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +7362 clk cpu0 R X10 0000000000000018 +7363 clk cpu0 IT (7327) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +7363 clk cpu0 R X11 000000000000003B +7364 clk cpu0 IT (7328) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7364 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +7364 clk cpu0 R X8 000000000004C00C +7364 clk cpu0 R X13 000000006F727245 +7365 clk cpu0 IT (7329) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7365 clk cpu0 R X12 000000000000000A +7366 clk cpu0 IT (7330) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7366 clk cpu0 R X11 0000000000000037 +7367 clk cpu0 IT (7331) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7367 clk cpu0 R cpsr 220003c5 +7368 clk cpu0 IT (7332) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7368 clk cpu0 R X14 0000000072724500 +7369 clk cpu0 IT (7333) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7369 clk cpu0 R X12 000000007272450A +7370 clk cpu0 IT (7334) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7370 clk cpu0 MW4 037004f4:000000f004f4_NS 7272450a +7370 clk cpu0 R X0 00000000037004F8 +7371 clk cpu0 IT (7335) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7371 clk cpu0 R X12 000000006F727245 +7372 clk cpu0 IT (7336) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7373 clk cpu0 IT (7337) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7373 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +7373 clk cpu0 R X8 000000000004C010 +7373 clk cpu0 R X13 0000000049203A72 +7374 clk cpu0 IT (7338) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7374 clk cpu0 R X12 000000000000006F +7375 clk cpu0 IT (7339) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7375 clk cpu0 R X11 0000000000000033 +7376 clk cpu0 IT (7340) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7376 clk cpu0 R cpsr 220003c5 +7377 clk cpu0 IT (7341) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7377 clk cpu0 R X14 00000000203A7200 +7378 clk cpu0 IT (7342) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7378 clk cpu0 R X12 00000000203A726F +7379 clk cpu0 IT (7343) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7379 clk cpu0 MW4 037004f8:000000f004f8_NS 203a726f +7379 clk cpu0 R X0 00000000037004FC +7380 clk cpu0 IT (7344) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7380 clk cpu0 R X12 0000000049203A72 +7381 clk cpu0 IT (7345) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7382 clk cpu0 IT (7346) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7382 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +7382 clk cpu0 R X8 000000000004C014 +7382 clk cpu0 R X13 0000000067656C6C +7383 clk cpu0 IT (7347) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7383 clk cpu0 R X12 0000000000000049 +7384 clk cpu0 IT (7348) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7384 clk cpu0 R X11 000000000000002F +7385 clk cpu0 IT (7349) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7385 clk cpu0 R cpsr 220003c5 +7386 clk cpu0 IT (7350) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7386 clk cpu0 R X14 00000000656C6C00 +7387 clk cpu0 IT (7351) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7387 clk cpu0 R X12 00000000656C6C49 +7388 clk cpu0 IT (7352) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7388 clk cpu0 MW4 037004fc:000000f004fc_NS 656c6c49 +7388 clk cpu0 R X0 0000000003700500 +7389 clk cpu0 IT (7353) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7389 clk cpu0 R X12 0000000067656C6C +7390 clk cpu0 IT (7354) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7391 clk cpu0 IT (7355) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7391 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +7391 clk cpu0 R X8 000000000004C018 +7391 clk cpu0 R X13 0000000066206C61 +7392 clk cpu0 IT (7356) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7392 clk cpu0 R X12 0000000000000067 +7393 clk cpu0 IT (7357) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7393 clk cpu0 R X11 000000000000002B +7394 clk cpu0 IT (7358) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7394 clk cpu0 R cpsr 220003c5 +7395 clk cpu0 IT (7359) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7395 clk cpu0 R X14 00000000206C6100 +7396 clk cpu0 IT (7360) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7396 clk cpu0 R X12 00000000206C6167 +7397 clk cpu0 IT (7361) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7397 clk cpu0 MW4 03700500:000000f00500_NS 206c6167 +7397 clk cpu0 R X0 0000000003700504 +7398 clk cpu0 IT (7362) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7398 clk cpu0 R X12 0000000066206C61 +7399 clk cpu0 IT (7363) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7400 clk cpu0 IT (7364) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7400 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +7400 clk cpu0 R X8 000000000004C01C +7400 clk cpu0 R X13 00000000616D726F +7401 clk cpu0 IT (7365) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7401 clk cpu0 R X12 0000000000000066 +7402 clk cpu0 IT (7366) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7402 clk cpu0 R X11 0000000000000027 +7403 clk cpu0 IT (7367) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7403 clk cpu0 R cpsr 220003c5 +7404 clk cpu0 IT (7368) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7404 clk cpu0 R X14 000000006D726F00 +7405 clk cpu0 IT (7369) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7405 clk cpu0 R X12 000000006D726F66 +7406 clk cpu0 IT (7370) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7406 clk cpu0 MW4 03700504:000000f00504_NS 6d726f66 +7406 clk cpu0 R X0 0000000003700508 +7407 clk cpu0 IT (7371) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7407 clk cpu0 R X12 00000000616D726F +7408 clk cpu0 IT (7372) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7409 clk cpu0 IT (7373) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7409 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +7409 clk cpu0 R X8 000000000004C020 +7409 clk cpu0 R X13 0000000070732074 +7410 clk cpu0 IT (7374) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7410 clk cpu0 R X12 0000000000000061 +7411 clk cpu0 IT (7375) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7411 clk cpu0 R X11 0000000000000023 +7412 clk cpu0 IT (7376) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7412 clk cpu0 R cpsr 220003c5 +7413 clk cpu0 IT (7377) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7413 clk cpu0 R X14 0000000073207400 +7414 clk cpu0 IT (7378) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7414 clk cpu0 R X12 0000000073207461 +7415 clk cpu0 IT (7379) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7415 clk cpu0 MW4 03700508:000000f00508_NS 73207461 +7415 clk cpu0 R X0 000000000370050C +7416 clk cpu0 IT (7380) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7416 clk cpu0 R X12 0000000070732074 +7417 clk cpu0 IT (7381) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7418 clk cpu0 IT (7382) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7418 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +7418 clk cpu0 R X8 000000000004C024 +7418 clk cpu0 R X13 0000000066696365 +7419 clk cpu0 IT (7383) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7419 clk cpu0 R X12 0000000000000070 +7420 clk cpu0 IT (7384) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7420 clk cpu0 R X11 000000000000001F +7421 clk cpu0 IT (7385) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7421 clk cpu0 R cpsr 220003c5 +7422 clk cpu0 IT (7386) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7422 clk cpu0 R X14 0000000069636500 +7423 clk cpu0 IT (7387) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7423 clk cpu0 R X12 0000000069636570 +7424 clk cpu0 IT (7388) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7424 clk cpu0 MW4 0370050c:000000f0050c_NS 69636570 +7424 clk cpu0 R X0 0000000003700510 +7425 clk cpu0 IT (7389) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7425 clk cpu0 R X12 0000000066696365 +7426 clk cpu0 IT (7390) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7427 clk cpu0 IT (7391) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7427 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +7427 clk cpu0 R X8 000000000004C028 +7427 clk cpu0 R X13 0000000020726569 +7428 clk cpu0 IT (7392) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7428 clk cpu0 R X12 0000000000000066 +7429 clk cpu0 IT (7393) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7429 clk cpu0 R X11 000000000000001B +7430 clk cpu0 IT (7394) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7430 clk cpu0 R cpsr 220003c5 +7431 clk cpu0 IT (7395) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7431 clk cpu0 R X14 0000000072656900 +7432 clk cpu0 IT (7396) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7432 clk cpu0 R X12 0000000072656966 +7433 clk cpu0 IT (7397) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7433 clk cpu0 MW4 03700510:000000f00510_NS 72656966 +7433 clk cpu0 R X0 0000000003700514 +7434 clk cpu0 IT (7398) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7434 clk cpu0 R X12 0000000020726569 +7435 clk cpu0 IT (7399) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7436 clk cpu0 IT (7400) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7436 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +7436 clk cpu0 R X8 000000000004C02C +7436 clk cpu0 R X13 0000000064657375 +7437 clk cpu0 IT (7401) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7437 clk cpu0 R X12 0000000000000020 +7438 clk cpu0 IT (7402) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7438 clk cpu0 R X11 0000000000000017 +7439 clk cpu0 IT (7403) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7439 clk cpu0 R cpsr 220003c5 +7440 clk cpu0 IT (7404) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7440 clk cpu0 R X14 0000000065737500 +7441 clk cpu0 IT (7405) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7441 clk cpu0 R X12 0000000065737520 +7442 clk cpu0 IT (7406) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7442 clk cpu0 MW4 03700514:000000f00514_NS 65737520 +7442 clk cpu0 R X0 0000000003700518 +7443 clk cpu0 IT (7407) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7443 clk cpu0 R X12 0000000064657375 +7444 clk cpu0 IT (7408) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7445 clk cpu0 IT (7409) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7445 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +7445 clk cpu0 R X8 000000000004C030 +7445 clk cpu0 R X13 000000005F27203A +7446 clk cpu0 IT (7410) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7446 clk cpu0 R X12 0000000000000064 +7447 clk cpu0 IT (7411) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7447 clk cpu0 R X11 0000000000000013 +7448 clk cpu0 IT (7412) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7448 clk cpu0 R cpsr 220003c5 +7449 clk cpu0 IT (7413) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7449 clk cpu0 R X14 0000000027203A00 +7450 clk cpu0 IT (7414) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7450 clk cpu0 R X12 0000000027203A64 +7451 clk cpu0 IT (7415) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7451 clk cpu0 MW4 03700518:000000f00518_NS 27203a64 +7451 clk cpu0 R X0 000000000370051C +7452 clk cpu0 IT (7416) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7452 clk cpu0 R X12 000000005F27203A +7453 clk cpu0 IT (7417) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7454 clk cpu0 IT (7418) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7454 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +7454 clk cpu0 R X8 000000000004C034 +7454 clk cpu0 R X13 0000000045202E27 +7455 clk cpu0 IT (7419) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7455 clk cpu0 R X12 000000000000005F +7456 clk cpu0 IT (7420) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7456 clk cpu0 R X11 000000000000000F +7457 clk cpu0 IT (7421) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7457 clk cpu0 R cpsr 220003c5 +7458 clk cpu0 IT (7422) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7458 clk cpu0 R X14 00000000202E2700 +7459 clk cpu0 IT (7423) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7459 clk cpu0 R X12 00000000202E275F +7460 clk cpu0 IT (7424) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7460 clk cpu0 MW4 0370051c:000000f0051c_NS 202e275f +7460 clk cpu0 R X0 0000000003700520 +7461 clk cpu0 IT (7425) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7461 clk cpu0 R X12 0000000045202E27 +7462 clk cpu0 IT (7426) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7463 clk cpu0 IT (7427) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7463 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +7463 clk cpu0 R X8 000000000004C038 +7463 clk cpu0 R X13 000000006E69646E +7464 clk cpu0 IT (7428) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7464 clk cpu0 R X12 0000000000000045 +7465 clk cpu0 IT (7429) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7465 clk cpu0 R X11 000000000000000B +7466 clk cpu0 IT (7430) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7466 clk cpu0 R cpsr 220003c5 +7467 clk cpu0 IT (7431) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7467 clk cpu0 R X14 0000000069646E00 +7468 clk cpu0 IT (7432) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7468 clk cpu0 R X12 0000000069646E45 +7469 clk cpu0 IT (7433) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7469 clk cpu0 MW4 03700520:000000f00520_NS 69646e45 +7469 clk cpu0 R X0 0000000003700524 +7470 clk cpu0 IT (7434) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7470 clk cpu0 R X12 000000006E69646E +7471 clk cpu0 IT (7435) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7472 clk cpu0 IT (7436) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7472 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +7472 clk cpu0 R X8 000000000004C03C +7472 clk cpu0 R X13 0000000065542067 +7473 clk cpu0 IT (7437) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7473 clk cpu0 R X12 000000000000006E +7474 clk cpu0 IT (7438) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7474 clk cpu0 R X11 0000000000000007 +7475 clk cpu0 IT (7439) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7475 clk cpu0 R cpsr 220003c5 +7476 clk cpu0 IT (7440) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7476 clk cpu0 R X14 0000000054206700 +7477 clk cpu0 IT (7441) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7477 clk cpu0 R X12 000000005420676E +7478 clk cpu0 IT (7442) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7478 clk cpu0 MW4 03700524:000000f00524_NS 5420676e +7478 clk cpu0 R X0 0000000003700528 +7479 clk cpu0 IT (7443) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7479 clk cpu0 R X12 0000000065542067 +7480 clk cpu0 IT (7444) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7481 clk cpu0 IT (7445) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +7481 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +7481 clk cpu0 R X8 000000000004C040 +7481 clk cpu0 R X13 000000000A2E7473 +7482 clk cpu0 IT (7446) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +7482 clk cpu0 R X12 0000000000000065 +7483 clk cpu0 IT (7447) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +7483 clk cpu0 R X11 0000000000000003 +7484 clk cpu0 IT (7448) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +7484 clk cpu0 R cpsr 620003c5 +7485 clk cpu0 IT (7449) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +7485 clk cpu0 R X14 000000002E747300 +7486 clk cpu0 IT (7450) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +7486 clk cpu0 R X12 000000002E747365 +7487 clk cpu0 IT (7451) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +7487 clk cpu0 MW4 03700528:000000f00528_NS 2e747365 +7487 clk cpu0 R X0 000000000370052C +7488 clk cpu0 IT (7452) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +7488 clk cpu0 R X12 000000000A2E7473 +7489 clk cpu0 IS (7453) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +7490 clk cpu0 IT (7454) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +7490 clk cpu0 R X2 0000000000000003 +7491 clk cpu0 IT (7455) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +7491 clk cpu0 R X9 0000000000000001 +7492 clk cpu0 IT (7456) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +7492 clk cpu0 R X8 000000000004C03F +7493 clk cpu0 IT (7457) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +7493 clk cpu0 R X1 000000000004C043 +7494 clk cpu0 IT (7458) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +7494 clk cpu0 R cpsr 220003c5 +7495 clk cpu0 IS (7459) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +7496 clk cpu0 IT (7460) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +7496 clk cpu0 MR1 0004c043:00001004c043_NS 0a +7496 clk cpu0 R X8 000000000000000A +7497 clk cpu0 IT (7461) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +7497 clk cpu0 MW1 0370052c:000000f0052c_NS 0a +7498 clk cpu0 IS (7462) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +7499 clk cpu0 IT (7463) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +7499 clk cpu0 MR1 0004c044:00001004c044_NS 00 +7499 clk cpu0 R X8 0000000000000000 +7500 clk cpu0 IT (7464) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +7500 clk cpu0 R cpsr 620003c5 +7501 clk cpu0 IT (7465) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +7501 clk cpu0 MW1 0370052d:000000f0052d_NS 00 +7502 clk cpu0 IS (7466) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +7503 clk cpu0 IT (7467) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +7503 clk cpu0 MR1 0004c045:00001004c045_NS 00 +7503 clk cpu0 R X8 0000000000000000 +7504 clk cpu0 IT (7468) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +7504 clk cpu0 MW1 0370052e:000000f0052e_NS 00 +7505 clk cpu0 IT (7469) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +7506 clk cpu0 IT (7470) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +7506 clk cpu0 R X0 00000000037004F4 +7507 clk cpu0 IT (7471) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +7507 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_037005c0 +7507 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_00092b80 +7507 clk cpu0 R SP_EL1 00000000037004F0 +7507 clk cpu0 R X19 00000000037005C0 +7507 clk cpu0 R X30 0000000000092B80 +7508 clk cpu0 IT (7472) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +7509 clk cpu0 IT (7473) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +7509 clk cpu0 R X22 000000000004C000 +7510 clk cpu0 IT (7474) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +7510 clk cpu0 R X23 000000000004C000 +7511 clk cpu0 IT (7475) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +7511 clk cpu0 R X26 0000000000000000 +7512 clk cpu0 IT (7476) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +7512 clk cpu0 R X21 0000000003029000 +7513 clk cpu0 IT (7477) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +7513 clk cpu0 R X22 000000000004C108 +7514 clk cpu0 IT (7478) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +7514 clk cpu0 R X23 000000000004C129 +7515 clk cpu0 IT (7479) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +7515 clk cpu0 R X24 0000000003041000 +7516 clk cpu0 IT (7480) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +7516 clk cpu0 R X25 0000000006216000 +7517 clk cpu0 IT (7481) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +7518 clk cpu0 IT (7482) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7518 clk cpu0 MR1 0004cc9a:00001004cc9a_NS 65 +7518 clk cpu0 R X8 0000000000000065 +7518 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0064 ALLOC 0x00001004cc80_NS +7518 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1320 ALLOC 0x00001004cc80_NS +7519 clk cpu0 IT (7483) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7519 clk cpu0 R cpsr 220003c5 +7520 clk cpu0 IS (7484) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7521 clk cpu0 IS (7485) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7522 clk cpu0 IT (7486) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7522 clk cpu0 R cpsr 020003c5 +7523 clk cpu0 IT (7487) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7524 clk cpu0 IT (7488) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7524 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7524 clk cpu0 R X9 0000000013000000 +7525 clk cpu0 IT (7489) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7525 clk cpu0 R X27 000000000004CC9A +7526 clk cpu0 IT (7490) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7526 clk cpu0 R X20 000000000004CC9B +7527 clk cpu0 IT (7491) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7527 clk cpu0 MW1 13000000:000013000000_NS 65 +7528 clk cpu0 IT (7492) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7528 clk cpu0 MR1 0004cc9b:00001004cc9b_NS 6e +7528 clk cpu0 R X8 000000000000006E +7529 clk cpu0 IT (7493) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7529 clk cpu0 R cpsr 220003c5 +7530 clk cpu0 IS (7494) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7531 clk cpu0 IS (7495) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7532 clk cpu0 IT (7496) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7532 clk cpu0 R cpsr 020003c5 +7533 clk cpu0 IT (7497) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7534 clk cpu0 IT (7498) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7534 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7534 clk cpu0 R X9 0000000013000000 +7535 clk cpu0 IT (7499) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7535 clk cpu0 R X27 000000000004CC9B +7536 clk cpu0 IT (7500) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7536 clk cpu0 R X20 000000000004CC9C +7537 clk cpu0 IT (7501) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7537 clk cpu0 MW1 13000000:000013000000_NS 6e +7538 clk cpu0 IT (7502) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7538 clk cpu0 MR1 0004cc9c:00001004cc9c_NS 61 +7538 clk cpu0 R X8 0000000000000061 +7539 clk cpu0 IT (7503) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7539 clk cpu0 R cpsr 220003c5 +7540 clk cpu0 IS (7504) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7541 clk cpu0 IS (7505) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7542 clk cpu0 IT (7506) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7542 clk cpu0 R cpsr 020003c5 +7543 clk cpu0 IT (7507) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7544 clk cpu0 IT (7508) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7544 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7544 clk cpu0 R X9 0000000013000000 +7545 clk cpu0 IT (7509) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7545 clk cpu0 R X27 000000000004CC9C +7546 clk cpu0 IT (7510) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7546 clk cpu0 R X20 000000000004CC9D +7547 clk cpu0 IT (7511) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7547 clk cpu0 MW1 13000000:000013000000_NS 61 +7548 clk cpu0 IT (7512) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7548 clk cpu0 MR1 0004cc9d:00001004cc9d_NS 62 +7548 clk cpu0 R X8 0000000000000062 +7549 clk cpu0 IT (7513) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7549 clk cpu0 R cpsr 220003c5 +7550 clk cpu0 IS (7514) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7551 clk cpu0 IS (7515) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7552 clk cpu0 IT (7516) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7552 clk cpu0 R cpsr 020003c5 +7553 clk cpu0 IT (7517) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7554 clk cpu0 IT (7518) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7554 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7554 clk cpu0 R X9 0000000013000000 +7555 clk cpu0 IT (7519) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7555 clk cpu0 R X27 000000000004CC9D +7556 clk cpu0 IT (7520) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7556 clk cpu0 R X20 000000000004CC9E +7557 clk cpu0 IT (7521) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7557 clk cpu0 MW1 13000000:000013000000_NS 62 +7558 clk cpu0 IT (7522) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7558 clk cpu0 MR1 0004cc9e:00001004cc9e_NS 6c +7558 clk cpu0 R X8 000000000000006C +7559 clk cpu0 IT (7523) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7559 clk cpu0 R cpsr 220003c5 +7560 clk cpu0 IS (7524) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7561 clk cpu0 IS (7525) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7562 clk cpu0 IT (7526) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7562 clk cpu0 R cpsr 020003c5 +7563 clk cpu0 IT (7527) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7564 clk cpu0 IT (7528) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7564 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7564 clk cpu0 R X9 0000000013000000 +7565 clk cpu0 IT (7529) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7565 clk cpu0 R X27 000000000004CC9E +7566 clk cpu0 IT (7530) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7566 clk cpu0 R X20 000000000004CC9F +7567 clk cpu0 IT (7531) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7567 clk cpu0 MW1 13000000:000013000000_NS 6c +7568 clk cpu0 IT (7532) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7568 clk cpu0 MR1 0004cc9f:00001004cc9f_NS 65 +7568 clk cpu0 R X8 0000000000000065 +7569 clk cpu0 IT (7533) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7569 clk cpu0 R cpsr 220003c5 +7570 clk cpu0 IS (7534) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7571 clk cpu0 IS (7535) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7572 clk cpu0 IT (7536) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7572 clk cpu0 R cpsr 020003c5 +7573 clk cpu0 IT (7537) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7574 clk cpu0 IT (7538) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7574 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7574 clk cpu0 R X9 0000000013000000 +7575 clk cpu0 IT (7539) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +7575 clk cpu0 R X27 000000000004CC9F +7576 clk cpu0 IT (7540) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +7576 clk cpu0 R X20 000000000004CCA0 +7577 clk cpu0 IT (7541) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7577 clk cpu0 MW1 13000000:000013000000_NS 65 +7578 clk cpu0 IT (7542) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7578 clk cpu0 MR1 0004cca0:00001004cca0_NS 64 +7578 clk cpu0 R X8 0000000000000064 +7579 clk cpu0 IT (7543) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7579 clk cpu0 R cpsr 220003c5 +7580 clk cpu0 IS (7544) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7581 clk cpu0 IS (7545) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7582 clk cpu0 IT (7546) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +7582 clk cpu0 R cpsr 420003c5 +7583 clk cpu0 IS (7547) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +7584 clk cpu0 IT (7548) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +7584 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +7584 clk cpu0 R X8 0000000000000000 +7585 clk cpu0 IT (7549) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +7585 clk cpu0 MR8 0004cca0:00001004cca0_NS 2e656361_72742064 +7585 clk cpu0 R X0 2E65636172742064 +7586 clk cpu0 IT (7550) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +7586 clk cpu0 R cpsr 820003c5 +7587 clk cpu0 IT (7551) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +7588 clk cpu0 IT (7552) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +7588 clk cpu0 R X27 0000000000000000 +7589 clk cpu0 IT (7553) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +7589 clk cpu0 R X28 000000000004CCA0 +7590 clk cpu0 IT (7554) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +7590 clk cpu0 R X8 00000000FFFFFFF8 +7591 clk cpu0 IT (7555) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7591 clk cpu0 R cpsr 020003c5 +7591 clk cpu0 R X9 0000000000000064 +7592 clk cpu0 IS (7556) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7593 clk cpu0 IT (7557) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7593 clk cpu0 R cpsr 220003c5 +7594 clk cpu0 IS (7558) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7595 clk cpu0 IT (7559) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7595 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7595 clk cpu0 R X9 0000000013000000 +7596 clk cpu0 IT (7560) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7596 clk cpu0 R cpsr 820003c5 +7596 clk cpu0 R X8 00000000FFFFFFF9 +7597 clk cpu0 IT (7561) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7597 clk cpu0 MW1 13000000:000013000000_NS 64 +7598 clk cpu0 IT (7562) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7598 clk cpu0 R X0 002E656361727420 +7599 clk cpu0 IT (7563) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7600 clk cpu0 IT (7564) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7600 clk cpu0 R cpsr 020003c5 +7600 clk cpu0 R X9 0000000000000020 +7601 clk cpu0 IS (7565) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7602 clk cpu0 IT (7566) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7602 clk cpu0 R cpsr 820003c5 +7603 clk cpu0 IS (7567) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7604 clk cpu0 IT (7568) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7604 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7604 clk cpu0 R X9 0000000013000000 +7605 clk cpu0 IT (7569) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7605 clk cpu0 R cpsr 820003c5 +7605 clk cpu0 R X8 00000000FFFFFFFA +7606 clk cpu0 IT (7570) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7606 clk cpu0 MW1 13000000:000013000000_NS 20 +7607 clk cpu0 IT (7571) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7607 clk cpu0 R X0 00002E6563617274 +7608 clk cpu0 IT (7572) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7609 clk cpu0 IT (7573) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7609 clk cpu0 R cpsr 020003c5 +7609 clk cpu0 R X9 0000000000000074 +7610 clk cpu0 IS (7574) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7611 clk cpu0 IT (7575) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7611 clk cpu0 R cpsr 220003c5 +7612 clk cpu0 IS (7576) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7613 clk cpu0 IT (7577) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7613 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7613 clk cpu0 R X9 0000000013000000 +7614 clk cpu0 IT (7578) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7614 clk cpu0 R cpsr 820003c5 +7614 clk cpu0 R X8 00000000FFFFFFFB +7615 clk cpu0 IT (7579) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7615 clk cpu0 MW1 13000000:000013000000_NS 74 +7616 clk cpu0 IT (7580) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7616 clk cpu0 R X0 0000002E65636172 +7617 clk cpu0 IT (7581) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7618 clk cpu0 IT (7582) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7618 clk cpu0 R cpsr 020003c5 +7618 clk cpu0 R X9 0000000000000072 +7619 clk cpu0 IS (7583) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7620 clk cpu0 IT (7584) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7620 clk cpu0 R cpsr 220003c5 +7621 clk cpu0 IS (7585) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7622 clk cpu0 IT (7586) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7622 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7622 clk cpu0 R X9 0000000013000000 +7623 clk cpu0 IT (7587) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7623 clk cpu0 R cpsr 820003c5 +7623 clk cpu0 R X8 00000000FFFFFFFC +7624 clk cpu0 IT (7588) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7624 clk cpu0 MW1 13000000:000013000000_NS 72 +7625 clk cpu0 IT (7589) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7625 clk cpu0 R X0 000000002E656361 +7626 clk cpu0 IT (7590) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7627 clk cpu0 IT (7591) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7627 clk cpu0 R cpsr 020003c5 +7627 clk cpu0 R X9 0000000000000061 +7628 clk cpu0 IS (7592) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7629 clk cpu0 IT (7593) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7629 clk cpu0 R cpsr 220003c5 +7630 clk cpu0 IS (7594) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7631 clk cpu0 IT (7595) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7631 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7631 clk cpu0 R X9 0000000013000000 +7632 clk cpu0 IT (7596) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7632 clk cpu0 R cpsr 820003c5 +7632 clk cpu0 R X8 00000000FFFFFFFD +7633 clk cpu0 IT (7597) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7633 clk cpu0 MW1 13000000:000013000000_NS 61 +7634 clk cpu0 IT (7598) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7634 clk cpu0 R X0 00000000002E6563 +7635 clk cpu0 IT (7599) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7636 clk cpu0 IT (7600) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7636 clk cpu0 R cpsr 020003c5 +7636 clk cpu0 R X9 0000000000000063 +7637 clk cpu0 IS (7601) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7638 clk cpu0 IT (7602) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7638 clk cpu0 R cpsr 220003c5 +7639 clk cpu0 IS (7603) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7640 clk cpu0 IT (7604) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7640 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7640 clk cpu0 R X9 0000000013000000 +7641 clk cpu0 IT (7605) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7641 clk cpu0 R cpsr 820003c5 +7641 clk cpu0 R X8 00000000FFFFFFFE +7642 clk cpu0 IT (7606) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7642 clk cpu0 MW1 13000000:000013000000_NS 63 +7643 clk cpu0 IT (7607) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7643 clk cpu0 R X0 0000000000002E65 +7644 clk cpu0 IT (7608) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7645 clk cpu0 IT (7609) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7645 clk cpu0 R cpsr 020003c5 +7645 clk cpu0 R X9 0000000000000065 +7646 clk cpu0 IS (7610) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7647 clk cpu0 IT (7611) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7647 clk cpu0 R cpsr 220003c5 +7648 clk cpu0 IS (7612) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7649 clk cpu0 IT (7613) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7649 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7649 clk cpu0 R X9 0000000013000000 +7650 clk cpu0 IT (7614) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7650 clk cpu0 R cpsr 820003c5 +7650 clk cpu0 R X8 00000000FFFFFFFF +7651 clk cpu0 IT (7615) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7651 clk cpu0 MW1 13000000:000013000000_NS 65 +7652 clk cpu0 IT (7616) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7652 clk cpu0 R X0 000000000000002E +7653 clk cpu0 IT (7617) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7654 clk cpu0 IT (7618) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7654 clk cpu0 R cpsr 020003c5 +7654 clk cpu0 R X9 000000000000002E +7655 clk cpu0 IS (7619) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7656 clk cpu0 IT (7620) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7656 clk cpu0 R cpsr 220003c5 +7657 clk cpu0 IS (7621) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7658 clk cpu0 IT (7622) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7658 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7658 clk cpu0 R X9 0000000013000000 +7659 clk cpu0 IT (7623) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7659 clk cpu0 R cpsr 620003c5 +7659 clk cpu0 R X8 0000000000000000 +7660 clk cpu0 IT (7624) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7660 clk cpu0 MW1 13000000:000013000000_NS 2e +7661 clk cpu0 IT (7625) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7661 clk cpu0 R X0 0000000000000000 +7662 clk cpu0 IS (7626) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7663 clk cpu0 IT (7627) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +7663 clk cpu0 MR8 0004cca8:00001004cca8_NS 6c626173_6964000a +7663 clk cpu0 R X0 6C6261736964000A +7663 clk cpu0 R X28 000000000004CCA8 +7664 clk cpu0 IT (7628) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +7664 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +7664 clk cpu0 R X9 0000000000000000 +7665 clk cpu0 IT (7629) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +7665 clk cpu0 R X8 0000000000000000 +7666 clk cpu0 IT (7630) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +7666 clk cpu0 R X27 0000000000000008 +7667 clk cpu0 IT (7631) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +7667 clk cpu0 R cpsr 820003c5 +7668 clk cpu0 IT (7632) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +7669 clk cpu0 IT (7633) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +7669 clk cpu0 R X8 00000000FFFFFFF8 +7670 clk cpu0 IT (7634) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7670 clk cpu0 R cpsr 020003c5 +7670 clk cpu0 R X9 000000000000000A +7671 clk cpu0 IS (7635) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7672 clk cpu0 IT (7636) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +7672 clk cpu0 R cpsr 820003c5 +7673 clk cpu0 IS (7637) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +7674 clk cpu0 IT (7638) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +7674 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +7674 clk cpu0 R X9 0000000013000000 +7675 clk cpu0 IT (7639) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +7675 clk cpu0 R cpsr 820003c5 +7675 clk cpu0 R X8 00000000FFFFFFF9 +TUBE CPU0: enabled trace. +7676 clk cpu0 IT (7640) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +7676 clk cpu0 MW1 13000000:000013000000_NS 0a +7677 clk cpu0 IT (7641) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +7677 clk cpu0 R X0 006C626173696400 +7678 clk cpu0 IT (7642) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +7679 clk cpu0 IT (7643) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +7679 clk cpu0 R cpsr 420003c5 +7679 clk cpu0 R X9 0000000000000000 +7680 clk cpu0 IT (7644) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +7681 clk cpu0 IT (7645) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +7681 clk cpu0 R X8 0000000000000001 +7682 clk cpu0 IT (7646) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +7682 clk cpu0 R X9 0000000000000008 +7683 clk cpu0 IT (7647) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +7683 clk cpu0 R X9 000000000004CCA8 +7684 clk cpu0 IT (7648) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +7684 clk cpu0 R cpsr 020003c5 +7685 clk cpu0 IT (7649) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +7685 clk cpu0 R X27 000000000004CCA8 +7686 clk cpu0 IT (7650) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +7686 clk cpu0 R X20 000000000004CCA9 +7687 clk cpu0 IT (7651) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +7688 clk cpu0 IT (7652) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +7688 clk cpu0 MR1 0004cca9:00001004cca9_NS 00 +7688 clk cpu0 R X8 0000000000000000 +7689 clk cpu0 IT (7653) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +7689 clk cpu0 R cpsr 820003c5 +7690 clk cpu0 IS (7654) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +7691 clk cpu0 IT (7655) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +7692 clk cpu0 IT (7656) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +7693 clk cpu0 IT (7657) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +7693 clk cpu0 MR8 03700580:000000f00580_NS 00000000_0004cc9a +7693 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0009c560 +7693 clk cpu0 R X19 000000000004CC9A +7693 clk cpu0 R X30 000000000009C560 +7694 clk cpu0 IT (7658) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +7694 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00000000 +7694 clk cpu0 MR8 03700578:000000f00578_NS 00000000_03008528 +7694 clk cpu0 R X20 0000000003008528 +7694 clk cpu0 R X21 0000000000000000 +7695 clk cpu0 IT (7659) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +7695 clk cpu0 MR8 03700560:000000f00560_NS fffe0000_00003fff +7695 clk cpu0 MR8 03700568:000000f00568_NS ffffffff_fffe0003 +7695 clk cpu0 R X22 FFFFFFFFFFFE0003 +7695 clk cpu0 R X23 FFFE000000003FFF +7696 clk cpu0 IT (7660) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +7696 clk cpu0 MR8 03700550:000000f00550_NS 00000000_0000003c +7696 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00007c00 +7696 clk cpu0 R X24 0000000000007C00 +7696 clk cpu0 R X25 000000000000003C +7697 clk cpu0 IT (7661) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +7697 clk cpu0 MR8 03700540:000000f00540_NS 00010001_00010001 +7697 clk cpu0 MR8 03700548:000000f00548_NS ffe000ff_ffe000ff +7697 clk cpu0 R X26 FFE000FFFFE000FF +7697 clk cpu0 R X27 0001000100010001 +7698 clk cpu0 IT (7662) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +7698 clk cpu0 MR8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +7698 clk cpu0 R X28 FF7FFF7FFF7FFF7F +7699 clk cpu0 IT (7663) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +7699 clk cpu0 R SP_EL1 0000000003700590 +7700 clk cpu0 IT (7664) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +7701 clk cpu0 IT (7665) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +7701 clk cpu0 R X0 0000000000000001 +7702 clk cpu0 IT (7666) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +7702 clk cpu0 R X1 0000000000000000 +7703 clk cpu0 IT (7667) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +7703 clk cpu0 R X2 0000000000000000 +7704 clk cpu0 IT (7668) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +7705 clk cpu0 IT (7669) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +7706 clk cpu0 IT (7670) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +7706 clk cpu0 R X0 0000000003008528 +7707 clk cpu0 IT (7671) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +7707 clk cpu0 R X30 000000000009C57C +7708 clk cpu0 IT (7672) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +7709 clk cpu0 IT (7673) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +7709 clk cpu0 R X8 0000000006216000 +7710 clk cpu0 IT (7674) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +7710 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +7710 clk cpu0 R X8 0000000000000001 +7711 clk cpu0 IT (7675) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +7711 clk cpu0 R cpsr 820003c5 +7712 clk cpu0 IT (7676) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +7713 clk cpu0 IT (7677) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +7714 clk cpu0 IT (7678) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +7714 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +7714 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000109f4 +7714 clk cpu0 R X19 1818181818181818 +7714 clk cpu0 R X30 00000000000109F4 +7715 clk cpu0 IT (7679) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +7715 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +7715 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +7715 clk cpu0 R X20 001FFFFFFFFFFFFE +7715 clk cpu0 R X21 0000000000F00000 +7716 clk cpu0 IT (7680) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +7716 clk cpu0 R SP_EL1 0000000003700620 +7717 clk cpu0 IT (7681) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +7718 clk cpu0 IT (7682) 000109f4:0000100109f4_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +7718 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +7718 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003c DIRTY 0x000000f00780_NS +7718 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e4 CLEAN 0x000000f00780_NS +7718 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e4 INVAL 0x000000f00780_NS +7719 clk cpu0 IT (7683) 000109f8:0000100109f8_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +7719 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +7719 clk cpu0 R X2 0000000000000000 +7720 clk cpu0 IT (7684) 000109fc:0000100109fc_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +7720 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +7720 clk cpu0 R X4 0000000000000000 +7720 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0051 ALLOC 0x000010010a00_NS +7720 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0281 ALLOC 0x000010010a00_NS +7721 clk cpu0 IT (7685) 00010a00:000010010a00_NS 52800500 O EL1h_n : MOV w0,#0x28 +7721 clk cpu0 R X0 0000000000000028 +7722 clk cpu0 IT (7686) 00010a04:000010010a04_NS b94063e1 O EL1h_n : LDR w1,[sp,#0x60] +7722 clk cpu0 MR4 03700680:000000f00680_NS 00000001 +7722 clk cpu0 R X1 0000000000000001 +7723 clk cpu0 IT (7687) 00010a08:000010010a08_NS 52800063 O EL1h_n : MOV w3,#3 +7723 clk cpu0 R X3 0000000000000003 +7724 clk cpu0 IT (7688) 00010a0c:000010010a0c_NS 94023439 O EL1h_n : BL 0x9daf0 +7724 clk cpu0 R X30 0000000000010A10 +7724 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d6 ALLOC 0x00001009dac0_NS +7724 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16b0 ALLOC 0x00001009dac0_NS +7725 clk cpu0 IT (7689) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +7725 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +7725 clk cpu0 R SP_EL1 00000000037005F0 +7726 clk cpu0 IT (7690) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +7726 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +7726 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +7727 clk cpu0 IT (7691) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +7727 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +7727 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010a10 +7728 clk cpu0 IT (7692) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +7728 clk cpu0 R X19 0000000000000000 +7728 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d8 ALLOC 0x00001009db00_NS +7728 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16c0 ALLOC 0x00001009db00_NS +7729 clk cpu0 IT (7693) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +7729 clk cpu0 R cpsr 220003c5 +7730 clk cpu0 IT (7694) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +7730 clk cpu0 R X20 0000000000000028 +7731 clk cpu0 IS (7695) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +7732 clk cpu0 IT (7696) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +7732 clk cpu0 R cpsr 620003c5 +7733 clk cpu0 IT (7697) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +7733 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00da ALLOC 0x00001009db40_NS +7733 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16d0 ALLOC 0x00001009db40_NS +7734 clk cpu0 IT (7698) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +7734 clk cpu0 R X1 0000000000000028 +7735 clk cpu0 IT (7699) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +7735 clk cpu0 R X2 0000000000000000 +7736 clk cpu0 IT (7700) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +7736 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +7736 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010a10 +7736 clk cpu0 R X19 1818181818181818 +7736 clk cpu0 R X30 0000000000010A10 +7736 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00dc ALLOC 0x00001009db80_NS +7736 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16e1 ALLOC 0x00001009db80_NS +7737 clk cpu0 IT (7701) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +7737 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +7737 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +7737 clk cpu0 R X20 001FFFFFFFFFFFFE +7737 clk cpu0 R X21 0000000000F00000 +7738 clk cpu0 IT (7702) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +7738 clk cpu0 R X0 0000000000000002 +7739 clk cpu0 IT (7703) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +7739 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +7739 clk cpu0 R SP_EL1 0000000003700620 +7739 clk cpu0 R X22 FFFFFFFFFFFE0003 +7740 clk cpu0 IT (7704) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +7741 clk cpu0 IT (7705) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +7741 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +7741 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010a10 +7741 clk cpu0 R SP_EL1 0000000003700610 +7742 clk cpu0 IT (7706) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +7742 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +7742 clk cpu0 R cpsr 620003c5 +7742 clk cpu0 R PMBIDR_EL1 00000030 +7742 clk cpu0 R ESR_EL1 5600000a +7742 clk cpu0 R SPSR_EL1 620003c5 +7742 clk cpu0 R TRBIDR_EL1 000000000000002b +7742 clk cpu0 R ELR_EL1 000000000009ef60 +7743 clk cpu0 IT (7707) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +7744 clk cpu0 IT (7708) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +7744 clk cpu0 R SP_EL1 0000000003700510 +7745 clk cpu0 IT (7709) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +7745 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +7745 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000028 +7746 clk cpu0 IT (7710) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +7746 clk cpu0 R X0 000000005600000A +7747 clk cpu0 IT (7711) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +7747 clk cpu0 R X1 0000000000000015 +7748 clk cpu0 IT (7712) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +7748 clk cpu0 R cpsr 620003c5 +7749 clk cpu0 IT (7713) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +7750 clk cpu0 IT (7714) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +7750 clk cpu0 R X1 000000000000000A +7751 clk cpu0 IT (7715) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +7751 clk cpu0 R cpsr 220003c5 +7752 clk cpu0 IS (7716) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +7753 clk cpu0 IT (7717) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +7753 clk cpu0 R cpsr 620003c5 +7754 clk cpu0 IS (7718) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +7755 clk cpu0 IT (7719) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +7755 clk cpu0 R cpsr 220003c5 +7756 clk cpu0 IS (7720) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +7757 clk cpu0 IT (7721) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +7757 clk cpu0 R cpsr 220003c5 +7758 clk cpu0 IS (7722) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +7759 clk cpu0 IT (7723) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +7759 clk cpu0 R cpsr 220003c5 +7760 clk cpu0 IS (7724) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +7761 clk cpu0 IT (7725) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +7761 clk cpu0 R cpsr 220003c5 +7762 clk cpu0 IS (7726) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +7763 clk cpu0 IT (7727) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +7763 clk cpu0 R cpsr 220003c5 +7764 clk cpu0 IS (7728) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +7765 clk cpu0 IT (7729) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +7765 clk cpu0 R cpsr 220003c5 +7766 clk cpu0 IS (7730) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +7767 clk cpu0 IT (7731) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +7767 clk cpu0 R cpsr 620003c5 +7768 clk cpu0 IT (7732) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +7769 clk cpu0 IT (7733) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +7769 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +7769 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000028 +7769 clk cpu0 R X0 0000000000000002 +7769 clk cpu0 R X1 0000000000000028 +7769 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000e INVAL 0x0000100941c0 +7769 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000e ALLOC 0x0000100381c0_NS +7769 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0071 ALLOC 0x0000100381c0_NS +7770 clk cpu0 IT (7734) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +7770 clk cpu0 R SP_EL1 0000000003700610 +7771 clk cpu0 IT (7735) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +7771 clk cpu0 R X0 0000000000000028 +7772 clk cpu0 IT (7736) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +7772 clk cpu0 R X1 0000000000000000 +7773 clk cpu0 IT (7737) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +7773 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +7773 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010a10 +7773 clk cpu0 R SP_EL1 0000000003700600 +7774 clk cpu0 IT (7738) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +7774 clk cpu0 R X30 00000000000381D4 +7774 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00de ALLOC 0x00001009dbc0_NS +7774 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16f0 ALLOC 0x00001009dbc0_NS +7775 clk cpu0 IT (7739) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +7775 clk cpu0 R X9 0000000003006000 +7776 clk cpu0 IT (7740) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +7776 clk cpu0 R X8 000000000000000A +7777 clk cpu0 IT (7741) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +7777 clk cpu0 R X9 00000000030062A0 +7778 clk cpu0 IT (7742) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +7778 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +7778 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +7778 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +7778 clk cpu0 TTW DTLB LPAE 1:3 000070472008 0000000000804463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000000804000 +7778 clk cpu0 MR8 030062f0:0000008062f0_NS 00000000_000a110c +7778 clk cpu0 R X2 00000000000A110C +7778 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x03004000_NS EL1_n vmid=0:0x0000804000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7778 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x03004000_NS EL1_n vmid=0:0x0000804000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7778 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +7778 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +7778 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +7778 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +7778 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0116 ALLOC 0x0000008062c0_NS +7778 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 18b0 ALLOC 0x0000008062c0_NS +7778 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e1 ALLOC 0x00001009dc00_NS +7778 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1700 ALLOC 0x00001009dc00_NS +7779 clk cpu0 IT (7743) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +7779 clk cpu0 R X0 0000000000000000 +7780 clk cpu0 IT (7744) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +7780 clk cpu0 R cpsr 620007c5 +7780 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +7780 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +7780 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +7780 clk cpu0 TTW ITLB LPAE 1:3 000070460140 00000000100a04c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x00000000100a0000 +7780 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x000a0000_NS EL1_n vmid=0:0x00100a0000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7780 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x000a0000_NS EL1_n vmid=0:0x00100a0000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7780 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +7780 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +7780 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +7780 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +7780 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0088 ALLOC 0x0000100a1100_NS +7780 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0440 ALLOC 0x0000100a1100_NS +7781 clk cpu0 IT (7745) 000a110c:0000100a110c_NS d5110a00 O EL1h_n : MSR s2_1_c0_c10_0,x0 +7781 clk cpu0 R cpsr 620003c5 +7781 clk cpu0 R TRCRSR 00000000:00000000 +7782 clk cpu0 IT (7746) 000a1110:0000100a1110_NS d65f03c0 O EL1h_n : RET +7783 clk cpu0 IT (7747) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7783 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +7783 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010a10 +7783 clk cpu0 R SP_EL1 0000000003700610 +7783 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7783 clk cpu0 R X30 0000000000010A10 +7784 clk cpu0 IT (7748) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +7784 clk cpu0 R cpsr 620003c5 +7784 clk cpu0 R PMBIDR_EL1 00000030 +7784 clk cpu0 R TRBIDR_EL1 000000000000002b +7785 clk cpu0 IT (7749) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +7785 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +7785 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010a10 +7785 clk cpu0 R SP_EL1 0000000003700620 +7785 clk cpu0 R X29 7FFF7FFF7FFF7FFF +7785 clk cpu0 R X30 0000000000010A10 +7786 clk cpu0 IT (7750) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +7787 clk cpu0 IT (7751) 00010a10:000010010a10_NS f94043e9 O EL1h_n : LDR x9,[sp,#0x80] +7787 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +7787 clk cpu0 R X9 0000000003008530 +7788 clk cpu0 IT (7752) 00010a14:000010010a14_NS f9400121 O EL1h_n : LDR x1,[x9,#0] +7788 clk cpu0 MR8 03008530:000000808530_NS 00000000_23000000 +7788 clk cpu0 R X1 0000000023000000 +7789 clk cpu0 IT (7753) 00010a18:000010010a18_NS 910383e0 O EL1h_n : ADD x0,sp,#0xe0 +7789 clk cpu0 R X0 0000000003700700 +7790 clk cpu0 IT (7754) 00010a1c:000010010a1c_NS 52800028 O EL1h_n : MOV w8,#1 +7790 clk cpu0 R X8 0000000000000001 +7791 clk cpu0 IT (7755) 00010a20:000010010a20_NS 2a0803e3 O EL1h_n : MOV w3,w8 +7791 clk cpu0 R X3 0000000000000001 +7792 clk cpu0 IT (7756) 00010a24:000010010a24_NS 2a0303e2 O EL1h_n : MOV w2,w3 +7792 clk cpu0 R X2 0000000000000001 +7793 clk cpu0 IT (7757) 00010a28:000010010a28_NS b9005fe8 O EL1h_n : STR w8,[sp,#0x5c] +7793 clk cpu0 MW4 0370067c:000000f0067c_NS 00000001 +7793 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0032 ALLOC 0x000000f00640_NS +7793 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0032 DIRTY 0x000000f00640_NS +7793 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00640_NS +7793 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00640_NS +7794 clk cpu0 IT (7758) 00010a2c:000010010a2c_NS 9400021f O EL1h_n : BL 0x112a8 +7794 clk cpu0 R X30 0000000000010A30 +7794 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0094 ALLOC 0x000010011280_NS +7794 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04a0 ALLOC 0x000010011280_NS +7795 clk cpu0 IT (7759) 000112a8:0000100112a8_NS d10103ff O EL1h_n : SUB sp,sp,#0x40 +7795 clk cpu0 R SP_EL1 00000000037005E0 +7796 clk cpu0 IT (7760) 000112ac:0000100112ac_NS f9001bfe O EL1h_n : STR x30,[sp,#0x30] +7796 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00010a30 +7797 clk cpu0 IT (7761) 000112b0:0000100112b0_NS f90017e0 O EL1h_n : STR x0,[sp,#0x28] +7797 clk cpu0 MW8 03700608:000000f00608_NS 00000000_03700700 +7798 clk cpu0 IT (7762) 000112b4:0000100112b4_NS f90013e1 O EL1h_n : STR x1,[sp,#0x20] +7798 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000000 +7799 clk cpu0 IT (7763) 000112b8:0000100112b8_NS 39007fe2 O EL1h_n : STRB w2,[sp,#0x1f] +7799 clk cpu0 MW1 037005ff:000000f005ff_NS 01 +7800 clk cpu0 IT (7764) 000112bc:0000100112bc_NS 39407fe8 O EL1h_n : LDRB w8,[sp,#0x1f] +7800 clk cpu0 MR1 037005ff:000000f005ff_NS 01 +7800 clk cpu0 R X8 0000000000000001 +7800 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0096 ALLOC 0x0000100112c0_NS +7800 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04b0 ALLOC 0x0000100112c0_NS +7801 clk cpu0 IT (7765) 000112c0:0000100112c0_NS 7100051f O EL1h_n : CMP w8,#1 +7801 clk cpu0 R cpsr 620003c5 +7802 clk cpu0 IT (7766) 000112c4:0000100112c4_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +7802 clk cpu0 R X8 0000000000000001 +7803 clk cpu0 IT (7767) 000112c8:0000100112c8_NS 37000048 O EL1h_n : TBNZ w8,#0,0x112d0 +7804 clk cpu0 IT (7768) 000112d0:0000100112d0_NS 39407fe8 O EL1h_n : LDRB w8,[sp,#0x1f] +7804 clk cpu0 MR1 037005ff:000000f005ff_NS 01 +7804 clk cpu0 R X8 0000000000000001 +7805 clk cpu0 IT (7769) 000112d4:0000100112d4_NS f94017e9 O EL1h_n : LDR x9,[sp,#0x28] +7805 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7805 clk cpu0 R X9 0000000003700700 +7806 clk cpu0 IT (7770) 000112d8:0000100112d8_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +7806 clk cpu0 MW1 03700700:000000f00700_NS 01 +7806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 CLEAN 0x000010800700_NS +7806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 INVAL 0x000010800700_NS +7806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 ALLOC 0x000000f00700_NS +7806 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 DIRTY 0x000000f00700_NS +7806 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c1 ALLOC 0x000010800700_NS +7806 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00700_NS +7806 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00700_NS +7807 clk cpu0 IT (7771) 000112dc:0000100112dc_NS f94017e1 O EL1h_n : LDR x1,[sp,#0x28] +7807 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7807 clk cpu0 R X1 0000000003700700 +7808 clk cpu0 IT (7772) 000112e0:0000100112e0_NS 910083e9 O EL1h_n : ADD x9,sp,#0x20 +7808 clk cpu0 R X9 0000000003700600 +7809 clk cpu0 IT (7773) 000112e4:0000100112e4_NS aa0903e0 O EL1h_n : MOV x0,x9 +7809 clk cpu0 R X0 0000000003700600 +7810 clk cpu0 IT (7774) 000112e8:0000100112e8_NS 52800028 O EL1h_n : MOV w8,#1 +7810 clk cpu0 R X8 0000000000000001 +7811 clk cpu0 IT (7775) 000112ec:0000100112ec_NS 2a0803e2 O EL1h_n : MOV w2,w8 +7811 clk cpu0 R X2 0000000000000001 +7812 clk cpu0 IT (7776) 000112f0:0000100112f0_NS f9000be9 O EL1h_n : STR x9,[sp,#0x10] +7812 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_03700600 +7813 clk cpu0 IT (7777) 000112f4:0000100112f4_NS b9000fe8 O EL1h_n : STR w8,[sp,#0xc] +7813 clk cpu0 MW4 037005ec:000000f005ec_NS 00000001 +7814 clk cpu0 IT (7778) 000112f8:0000100112f8_NS 940000b8 O EL1h_n : BL 0x115d8 +7814 clk cpu0 R X30 00000000000112FC +7815 clk cpu0 IT (7779) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +7815 clk cpu0 R SP_EL1 00000000037005C0 +7816 clk cpu0 IT (7780) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +7816 clk cpu0 R X8 0000000000000000 +7817 clk cpu0 IT (7781) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +7817 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_03700600 +7818 clk cpu0 IT (7782) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +7818 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_03700700 +7819 clk cpu0 IT (7783) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +7819 clk cpu0 MW1 037005cf:000000f005cf_NS 01 +7820 clk cpu0 IT (7784) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +7820 clk cpu0 MW1 037005ce:000000f005ce_NS 00 +7821 clk cpu0 IT (7785) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7821 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7821 clk cpu0 R X8 0000000000000000 +7822 clk cpu0 IT (7786) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +7822 clk cpu0 MR1 037005cf:000000f005cf_NS 01 +7822 clk cpu0 R X9 0000000000000001 +7823 clk cpu0 IT (7787) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +7823 clk cpu0 R cpsr 820003c5 +7824 clk cpu0 IT (7788) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7824 clk cpu0 R X8 0000000000000001 +7824 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b0 ALLOC 0x000010011600_NS +7824 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0580 ALLOC 0x000010011600_NS +7825 clk cpu0 IT (7789) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +7826 clk cpu0 IT (7790) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +7826 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700700 +7826 clk cpu0 R X8 0000000003700700 +7827 clk cpu0 IT (7791) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +7827 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7827 clk cpu0 R X9 0000000000000000 +7828 clk cpu0 IT (7792) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +7828 clk cpu0 R X10 0000000000000000 +7829 clk cpu0 IT (7793) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +7829 clk cpu0 R X10 0000000000000000 +7830 clk cpu0 IT (7794) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +7830 clk cpu0 R X8 0000000003700700 +7831 clk cpu0 IT (7795) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +7831 clk cpu0 MR1 03700700:000000f00700_NS 01 +7831 clk cpu0 R X9 0000000000000001 +7832 clk cpu0 IT (7796) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +7832 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +7832 clk cpu0 R X8 0000000003700600 +7833 clk cpu0 IT (7797) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +7833 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000000 +7833 clk cpu0 R X8 0000000023000000 +7834 clk cpu0 IT (7798) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +7834 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +7834 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +7834 clk cpu0 TTW DTLB LPAE 1:2 000070450088 00000000502a0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x00000000502a0000 +7834 clk cpu0 TTW DTLB LPAE 1:3 0000502a2000 0000000016240463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000016240000 +7834 clk cpu0 MW1 23000000:000016240000_NS 01 +7834 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x23000000_NS EL1_n vmid=0:0x0016240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7834 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x23000000_NS EL1_n vmid=0:0x0016240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 INVAL 0x000000800080_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 ALLOC 0x000070450080_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 CLEAN 0x000015216000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x000015216000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x0000502a2000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000016240000_NS +7834 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 DIRTY 0x000016240000_NS +7834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0026 ALLOC 0x000070450080_NS +7834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1800 ALLOC 0x000015216000_NS +7834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0808 ALLOC 0x0000502a2000_NS +7834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016240000_NS +7834 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016240000_NS +7835 clk cpu0 IT (7799) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +7835 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +7835 clk cpu0 R X8 0000000003700600 +7836 clk cpu0 IT (7800) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +7836 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000000 +7836 clk cpu0 R X10 0000000023000000 +7837 clk cpu0 IT (7801) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +7837 clk cpu0 R X11 0000000000000001 +7838 clk cpu0 IT (7802) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +7838 clk cpu0 R X10 0000000023000001 +7839 clk cpu0 IT (7803) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +7839 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000001 +7839 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 INVAL 0x000010015640 +7839 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 ALLOC 0x000010011640_NS +7839 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0590 ALLOC 0x000010011640_NS +7840 clk cpu0 IT (7804) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7840 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7840 clk cpu0 R X8 0000000000000000 +7841 clk cpu0 IT (7805) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7841 clk cpu0 R X8 0000000000000001 +7842 clk cpu0 IT (7806) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +7842 clk cpu0 MW1 037005ce:000000f005ce_NS 01 +7843 clk cpu0 IT (7807) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +7844 clk cpu0 IT (7808) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7844 clk cpu0 MR1 037005ce:000000f005ce_NS 01 +7844 clk cpu0 R X8 0000000000000001 +7845 clk cpu0 IT (7809) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +7845 clk cpu0 MR1 037005cf:000000f005cf_NS 01 +7845 clk cpu0 R X9 0000000000000001 +7846 clk cpu0 IT (7810) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +7846 clk cpu0 R cpsr 620003c5 +7847 clk cpu0 IT (7811) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7847 clk cpu0 R X8 0000000000000000 +7848 clk cpu0 IS (7812) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +7849 clk cpu0 IT (7813) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +7850 clk cpu0 IT (7814) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +7850 clk cpu0 R SP_EL1 00000000037005E0 +7851 clk cpu0 IT (7815) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +7852 clk cpu0 IT (7816) 000112fc:0000100112fc_NS f94017e9 O EL1h_n : LDR x9,[sp,#0x28] +7852 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7852 clk cpu0 R X9 0000000003700700 +7852 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0098 ALLOC 0x000010011300_NS +7852 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04c0 ALLOC 0x000010011300_NS +7853 clk cpu0 IT (7817) 00011300:000010011300_NS d280002a O EL1h_n : MOV x10,#1 +7853 clk cpu0 R X10 0000000000000001 +7854 clk cpu0 IT (7818) 00011304:000010011304_NS 52800008 O EL1h_n : MOV w8,#0 +7854 clk cpu0 R X8 0000000000000000 +7855 clk cpu0 IT (7819) 00011308:000010011308_NS 39000528 O EL1h_n : STRB w8,[x9,#1] +7855 clk cpu0 MW1 03700701:000000f00701_NS 00 +7856 clk cpu0 IT (7820) 0001130c:00001001130c_NS f94017e9 O EL1h_n : LDR x9,[sp,#0x28] +7856 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7856 clk cpu0 R X9 0000000003700700 +7857 clk cpu0 IT (7821) 00011310:000010011310_NS 8b0a0121 O EL1h_n : ADD x1,x9,x10 +7857 clk cpu0 R X1 0000000003700701 +7858 clk cpu0 IT (7822) 00011314:000010011314_NS f9400be0 O EL1h_n : LDR x0,[sp,#0x10] +7858 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_03700600 +7858 clk cpu0 R X0 0000000003700600 +7859 clk cpu0 IT (7823) 00011318:000010011318_NS b9400fe2 O EL1h_n : LDR w2,[sp,#0xc] +7859 clk cpu0 MR4 037005ec:000000f005ec_NS 00000001 +7859 clk cpu0 R X2 0000000000000001 +7860 clk cpu0 IT (7824) 0001131c:00001001131c_NS 940000af O EL1h_n : BL 0x115d8 +7860 clk cpu0 R X30 0000000000011320 +7861 clk cpu0 IT (7825) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +7861 clk cpu0 R SP_EL1 00000000037005C0 +7862 clk cpu0 IT (7826) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +7862 clk cpu0 R X8 0000000000000000 +7863 clk cpu0 IT (7827) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +7863 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_03700600 +7864 clk cpu0 IT (7828) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +7864 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_03700701 +7865 clk cpu0 IT (7829) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +7865 clk cpu0 MW1 037005cf:000000f005cf_NS 01 +7866 clk cpu0 IT (7830) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +7866 clk cpu0 MW1 037005ce:000000f005ce_NS 00 +7867 clk cpu0 IT (7831) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7867 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7867 clk cpu0 R X8 0000000000000000 +7868 clk cpu0 IT (7832) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +7868 clk cpu0 MR1 037005cf:000000f005cf_NS 01 +7868 clk cpu0 R X9 0000000000000001 +7869 clk cpu0 IT (7833) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +7869 clk cpu0 R cpsr 820003c5 +7870 clk cpu0 IT (7834) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7870 clk cpu0 R X8 0000000000000001 +7871 clk cpu0 IT (7835) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +7872 clk cpu0 IT (7836) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +7872 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700701 +7872 clk cpu0 R X8 0000000003700701 +7873 clk cpu0 IT (7837) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +7873 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7873 clk cpu0 R X9 0000000000000000 +7874 clk cpu0 IT (7838) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +7874 clk cpu0 R X10 0000000000000000 +7875 clk cpu0 IT (7839) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +7875 clk cpu0 R X10 0000000000000000 +7876 clk cpu0 IT (7840) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +7876 clk cpu0 R X8 0000000003700701 +7877 clk cpu0 IT (7841) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +7877 clk cpu0 MR1 03700701:000000f00701_NS 00 +7877 clk cpu0 R X9 0000000000000000 +7878 clk cpu0 IT (7842) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +7878 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +7878 clk cpu0 R X8 0000000003700600 +7879 clk cpu0 IT (7843) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +7879 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000001 +7879 clk cpu0 R X8 0000000023000001 +7880 clk cpu0 IT (7844) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +7880 clk cpu0 MW1 23000001:000016240001_NS 00 +7881 clk cpu0 IT (7845) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +7881 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +7881 clk cpu0 R X8 0000000003700600 +7882 clk cpu0 IT (7846) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +7882 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000001 +7882 clk cpu0 R X10 0000000023000001 +7883 clk cpu0 IT (7847) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +7883 clk cpu0 R X11 0000000000000001 +7884 clk cpu0 IT (7848) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +7884 clk cpu0 R X10 0000000023000002 +7885 clk cpu0 IT (7849) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +7885 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000002 +7886 clk cpu0 IT (7850) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7886 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +7886 clk cpu0 R X8 0000000000000000 +7887 clk cpu0 IT (7851) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7887 clk cpu0 R X8 0000000000000001 +7888 clk cpu0 IT (7852) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +7888 clk cpu0 MW1 037005ce:000000f005ce_NS 01 +7889 clk cpu0 IT (7853) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +7890 clk cpu0 IT (7854) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +7890 clk cpu0 MR1 037005ce:000000f005ce_NS 01 +7890 clk cpu0 R X8 0000000000000001 +7891 clk cpu0 IT (7855) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +7891 clk cpu0 MR1 037005cf:000000f005cf_NS 01 +7891 clk cpu0 R X9 0000000000000001 +7892 clk cpu0 IT (7856) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +7892 clk cpu0 R cpsr 620003c5 +7893 clk cpu0 IT (7857) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7893 clk cpu0 R X8 0000000000000000 +7894 clk cpu0 IS (7858) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +7895 clk cpu0 IT (7859) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +7896 clk cpu0 IT (7860) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +7896 clk cpu0 R SP_EL1 00000000037005E0 +7897 clk cpu0 IT (7861) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +7898 clk cpu0 IT (7862) 00011320:000010011320_NS 52800008 O EL1h_n : MOV w8,#0 +7898 clk cpu0 R X8 0000000000000000 +7899 clk cpu0 IT (7863) 00011324:000010011324_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7899 clk cpu0 MW2 037005fc:000000f005fc_NS 0000 +7900 clk cpu0 IT (7864) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7900 clk cpu0 MR2 037005fc:000000f005fc_NS 0000 +7900 clk cpu0 R X8 0000000000000000 +7901 clk cpu0 IT (7865) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7901 clk cpu0 R cpsr 820003c5 +7902 clk cpu0 IT (7866) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7902 clk cpu0 R X8 0000000000000001 +7903 clk cpu0 IT (7867) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7904 clk cpu0 IT (7868) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7904 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7904 clk cpu0 R X8 0000000003700700 +7904 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009b INVAL 0x00001009d340_NS +7904 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009b ALLOC 0x000010011340_NS +7904 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 04d0 ALLOC 0x000010011340_NS +7905 clk cpu0 IT (7869) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7905 clk cpu0 R X9 0000000000000002 +7906 clk cpu0 IT (7870) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7906 clk cpu0 R X8 0000000003700702 +7907 clk cpu0 IT (7871) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7907 clk cpu0 MR2 037005fc:000000f005fc_NS 0000 +7907 clk cpu0 R X10 0000000000000000 +7908 clk cpu0 IT (7872) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7908 clk cpu0 R X9 0000000000000000 +7909 clk cpu0 IT (7873) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7909 clk cpu0 R X8 0000000003700702 +7910 clk cpu0 IT (7874) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7910 clk cpu0 R X10 0000000000000000 +7911 clk cpu0 IT (7875) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7911 clk cpu0 MW1 03700702:000000f00702_NS 00 +7912 clk cpu0 IT (7876) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7912 clk cpu0 MR2 037005fc:000000f005fc_NS 0000 +7912 clk cpu0 R X8 0000000000000000 +7913 clk cpu0 IT (7877) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7913 clk cpu0 R X8 0000000000000001 +7914 clk cpu0 IT (7878) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7914 clk cpu0 MW2 037005fc:000000f005fc_NS 0001 +7915 clk cpu0 IT (7879) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7916 clk cpu0 IT (7880) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7916 clk cpu0 MR2 037005fc:000000f005fc_NS 0001 +7916 clk cpu0 R X8 0000000000000001 +7917 clk cpu0 IT (7881) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7917 clk cpu0 R cpsr 820003c5 +7918 clk cpu0 IT (7882) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7918 clk cpu0 R X8 0000000000000001 +7919 clk cpu0 IT (7883) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7920 clk cpu0 IT (7884) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7920 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7920 clk cpu0 R X8 0000000003700700 +7921 clk cpu0 IT (7885) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7921 clk cpu0 R X9 0000000000000002 +7922 clk cpu0 IT (7886) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7922 clk cpu0 R X8 0000000003700702 +7923 clk cpu0 IT (7887) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7923 clk cpu0 MR2 037005fc:000000f005fc_NS 0001 +7923 clk cpu0 R X10 0000000000000001 +7924 clk cpu0 IT (7888) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7924 clk cpu0 R X9 0000000000000001 +7925 clk cpu0 IT (7889) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7925 clk cpu0 R X8 0000000003700703 +7926 clk cpu0 IT (7890) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7926 clk cpu0 R X10 0000000000000000 +7927 clk cpu0 IT (7891) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7927 clk cpu0 MW1 03700703:000000f00703_NS 00 +7928 clk cpu0 IT (7892) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7928 clk cpu0 MR2 037005fc:000000f005fc_NS 0001 +7928 clk cpu0 R X8 0000000000000001 +7929 clk cpu0 IT (7893) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7929 clk cpu0 R X8 0000000000000002 +7930 clk cpu0 IT (7894) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7930 clk cpu0 MW2 037005fc:000000f005fc_NS 0002 +7931 clk cpu0 IT (7895) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7932 clk cpu0 IT (7896) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7932 clk cpu0 MR2 037005fc:000000f005fc_NS 0002 +7932 clk cpu0 R X8 0000000000000002 +7933 clk cpu0 IT (7897) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7933 clk cpu0 R cpsr 820003c5 +7934 clk cpu0 IT (7898) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7934 clk cpu0 R X8 0000000000000001 +7935 clk cpu0 IT (7899) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7936 clk cpu0 IT (7900) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7936 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7936 clk cpu0 R X8 0000000003700700 +7937 clk cpu0 IT (7901) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7937 clk cpu0 R X9 0000000000000002 +7938 clk cpu0 IT (7902) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7938 clk cpu0 R X8 0000000003700702 +7939 clk cpu0 IT (7903) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7939 clk cpu0 MR2 037005fc:000000f005fc_NS 0002 +7939 clk cpu0 R X10 0000000000000002 +7940 clk cpu0 IT (7904) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7940 clk cpu0 R X9 0000000000000002 +7941 clk cpu0 IT (7905) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7941 clk cpu0 R X8 0000000003700704 +7942 clk cpu0 IT (7906) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7942 clk cpu0 R X10 0000000000000000 +7943 clk cpu0 IT (7907) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7943 clk cpu0 MW1 03700704:000000f00704_NS 00 +7944 clk cpu0 IT (7908) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7944 clk cpu0 MR2 037005fc:000000f005fc_NS 0002 +7944 clk cpu0 R X8 0000000000000002 +7945 clk cpu0 IT (7909) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7945 clk cpu0 R X8 0000000000000003 +7946 clk cpu0 IT (7910) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7946 clk cpu0 MW2 037005fc:000000f005fc_NS 0003 +7947 clk cpu0 IT (7911) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7948 clk cpu0 IT (7912) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7948 clk cpu0 MR2 037005fc:000000f005fc_NS 0003 +7948 clk cpu0 R X8 0000000000000003 +7949 clk cpu0 IT (7913) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7949 clk cpu0 R cpsr 820003c5 +7950 clk cpu0 IT (7914) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7950 clk cpu0 R X8 0000000000000001 +7951 clk cpu0 IT (7915) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7952 clk cpu0 IT (7916) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7952 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7952 clk cpu0 R X8 0000000003700700 +7953 clk cpu0 IT (7917) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7953 clk cpu0 R X9 0000000000000002 +7954 clk cpu0 IT (7918) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7954 clk cpu0 R X8 0000000003700702 +7955 clk cpu0 IT (7919) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7955 clk cpu0 MR2 037005fc:000000f005fc_NS 0003 +7955 clk cpu0 R X10 0000000000000003 +7956 clk cpu0 IT (7920) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7956 clk cpu0 R X9 0000000000000003 +7957 clk cpu0 IT (7921) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7957 clk cpu0 R X8 0000000003700705 +7958 clk cpu0 IT (7922) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7958 clk cpu0 R X10 0000000000000000 +7959 clk cpu0 IT (7923) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7959 clk cpu0 MW1 03700705:000000f00705_NS 00 +7960 clk cpu0 IT (7924) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7960 clk cpu0 MR2 037005fc:000000f005fc_NS 0003 +7960 clk cpu0 R X8 0000000000000003 +7961 clk cpu0 IT (7925) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7961 clk cpu0 R X8 0000000000000004 +7962 clk cpu0 IT (7926) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7962 clk cpu0 MW2 037005fc:000000f005fc_NS 0004 +7963 clk cpu0 IT (7927) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7964 clk cpu0 IT (7928) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7964 clk cpu0 MR2 037005fc:000000f005fc_NS 0004 +7964 clk cpu0 R X8 0000000000000004 +7965 clk cpu0 IT (7929) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7965 clk cpu0 R cpsr 820003c5 +7966 clk cpu0 IT (7930) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7966 clk cpu0 R X8 0000000000000001 +7967 clk cpu0 IT (7931) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7968 clk cpu0 IT (7932) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7968 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7968 clk cpu0 R X8 0000000003700700 +7969 clk cpu0 IT (7933) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7969 clk cpu0 R X9 0000000000000002 +7970 clk cpu0 IT (7934) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7970 clk cpu0 R X8 0000000003700702 +7971 clk cpu0 IT (7935) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7971 clk cpu0 MR2 037005fc:000000f005fc_NS 0004 +7971 clk cpu0 R X10 0000000000000004 +7972 clk cpu0 IT (7936) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7972 clk cpu0 R X9 0000000000000004 +7973 clk cpu0 IT (7937) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7973 clk cpu0 R X8 0000000003700706 +7974 clk cpu0 IT (7938) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7974 clk cpu0 R X10 0000000000000000 +7975 clk cpu0 IT (7939) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7975 clk cpu0 MW1 03700706:000000f00706_NS 00 +7976 clk cpu0 IT (7940) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7976 clk cpu0 MR2 037005fc:000000f005fc_NS 0004 +7976 clk cpu0 R X8 0000000000000004 +7977 clk cpu0 IT (7941) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7977 clk cpu0 R X8 0000000000000005 +7978 clk cpu0 IT (7942) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7978 clk cpu0 MW2 037005fc:000000f005fc_NS 0005 +7979 clk cpu0 IT (7943) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7980 clk cpu0 IT (7944) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7980 clk cpu0 MR2 037005fc:000000f005fc_NS 0005 +7980 clk cpu0 R X8 0000000000000005 +7981 clk cpu0 IT (7945) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7981 clk cpu0 R cpsr 820003c5 +7982 clk cpu0 IT (7946) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7982 clk cpu0 R X8 0000000000000001 +7983 clk cpu0 IT (7947) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +7984 clk cpu0 IT (7948) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +7984 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +7984 clk cpu0 R X8 0000000003700700 +7985 clk cpu0 IT (7949) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +7985 clk cpu0 R X9 0000000000000002 +7986 clk cpu0 IT (7950) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7986 clk cpu0 R X8 0000000003700702 +7987 clk cpu0 IT (7951) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +7987 clk cpu0 MR2 037005fc:000000f005fc_NS 0005 +7987 clk cpu0 R X10 0000000000000005 +7988 clk cpu0 IT (7952) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +7988 clk cpu0 R X9 0000000000000005 +7989 clk cpu0 IT (7953) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +7989 clk cpu0 R X8 0000000003700707 +7990 clk cpu0 IT (7954) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +7990 clk cpu0 R X10 0000000000000000 +7991 clk cpu0 IT (7955) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +7991 clk cpu0 MW1 03700707:000000f00707_NS 00 +7992 clk cpu0 IT (7956) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7992 clk cpu0 MR2 037005fc:000000f005fc_NS 0005 +7992 clk cpu0 R X8 0000000000000005 +7993 clk cpu0 IT (7957) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +7993 clk cpu0 R X8 0000000000000006 +7994 clk cpu0 IT (7958) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +7994 clk cpu0 MW2 037005fc:000000f005fc_NS 0006 +7995 clk cpu0 IT (7959) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +7996 clk cpu0 IT (7960) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +7996 clk cpu0 MR2 037005fc:000000f005fc_NS 0006 +7996 clk cpu0 R X8 0000000000000006 +7997 clk cpu0 IT (7961) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +7997 clk cpu0 R cpsr 820003c5 +7998 clk cpu0 IT (7962) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +7998 clk cpu0 R X8 0000000000000001 +7999 clk cpu0 IT (7963) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8000 clk cpu0 IT (7964) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8000 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8000 clk cpu0 R X8 0000000003700700 +8001 clk cpu0 IT (7965) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8001 clk cpu0 R X9 0000000000000002 +8002 clk cpu0 IT (7966) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8002 clk cpu0 R X8 0000000003700702 +8003 clk cpu0 IT (7967) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8003 clk cpu0 MR2 037005fc:000000f005fc_NS 0006 +8003 clk cpu0 R X10 0000000000000006 +8004 clk cpu0 IT (7968) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8004 clk cpu0 R X9 0000000000000006 +8005 clk cpu0 IT (7969) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8005 clk cpu0 R X8 0000000003700708 +8006 clk cpu0 IT (7970) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8006 clk cpu0 R X10 0000000000000000 +8007 clk cpu0 IT (7971) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8007 clk cpu0 MW1 03700708:000000f00708_NS 00 +8008 clk cpu0 IT (7972) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8008 clk cpu0 MR2 037005fc:000000f005fc_NS 0006 +8008 clk cpu0 R X8 0000000000000006 +8009 clk cpu0 IT (7973) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8009 clk cpu0 R X8 0000000000000007 +8010 clk cpu0 IT (7974) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8010 clk cpu0 MW2 037005fc:000000f005fc_NS 0007 +8011 clk cpu0 IT (7975) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8012 clk cpu0 IT (7976) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8012 clk cpu0 MR2 037005fc:000000f005fc_NS 0007 +8012 clk cpu0 R X8 0000000000000007 +8013 clk cpu0 IT (7977) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8013 clk cpu0 R cpsr 820003c5 +8014 clk cpu0 IT (7978) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8014 clk cpu0 R X8 0000000000000001 +8015 clk cpu0 IT (7979) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8016 clk cpu0 IT (7980) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8016 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8016 clk cpu0 R X8 0000000003700700 +8017 clk cpu0 IT (7981) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8017 clk cpu0 R X9 0000000000000002 +8018 clk cpu0 IT (7982) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8018 clk cpu0 R X8 0000000003700702 +8019 clk cpu0 IT (7983) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8019 clk cpu0 MR2 037005fc:000000f005fc_NS 0007 +8019 clk cpu0 R X10 0000000000000007 +8020 clk cpu0 IT (7984) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8020 clk cpu0 R X9 0000000000000007 +8021 clk cpu0 IT (7985) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8021 clk cpu0 R X8 0000000003700709 +8022 clk cpu0 IT (7986) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8022 clk cpu0 R X10 0000000000000000 +8023 clk cpu0 IT (7987) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8023 clk cpu0 MW1 03700709:000000f00709_NS 00 +8024 clk cpu0 IT (7988) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8024 clk cpu0 MR2 037005fc:000000f005fc_NS 0007 +8024 clk cpu0 R X8 0000000000000007 +8025 clk cpu0 IT (7989) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8025 clk cpu0 R X8 0000000000000008 +8026 clk cpu0 IT (7990) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8026 clk cpu0 MW2 037005fc:000000f005fc_NS 0008 +8027 clk cpu0 IT (7991) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8028 clk cpu0 IT (7992) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8028 clk cpu0 MR2 037005fc:000000f005fc_NS 0008 +8028 clk cpu0 R X8 0000000000000008 +8029 clk cpu0 IT (7993) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8029 clk cpu0 R cpsr 820003c5 +8030 clk cpu0 IT (7994) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8030 clk cpu0 R X8 0000000000000001 +8031 clk cpu0 IT (7995) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8032 clk cpu0 IT (7996) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8032 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8032 clk cpu0 R X8 0000000003700700 +8033 clk cpu0 IT (7997) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8033 clk cpu0 R X9 0000000000000002 +8034 clk cpu0 IT (7998) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8034 clk cpu0 R X8 0000000003700702 +8035 clk cpu0 IT (7999) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8035 clk cpu0 MR2 037005fc:000000f005fc_NS 0008 +8035 clk cpu0 R X10 0000000000000008 +8036 clk cpu0 IT (8000) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8036 clk cpu0 R X9 0000000000000008 +8037 clk cpu0 IT (8001) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8037 clk cpu0 R X8 000000000370070A +8038 clk cpu0 IT (8002) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8038 clk cpu0 R X10 0000000000000000 +8039 clk cpu0 IT (8003) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8039 clk cpu0 MW1 0370070a:000000f0070a_NS 00 +8040 clk cpu0 IT (8004) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8040 clk cpu0 MR2 037005fc:000000f005fc_NS 0008 +8040 clk cpu0 R X8 0000000000000008 +8041 clk cpu0 IT (8005) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8041 clk cpu0 R X8 0000000000000009 +8042 clk cpu0 IT (8006) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8042 clk cpu0 MW2 037005fc:000000f005fc_NS 0009 +8043 clk cpu0 IT (8007) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8044 clk cpu0 IT (8008) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8044 clk cpu0 MR2 037005fc:000000f005fc_NS 0009 +8044 clk cpu0 R X8 0000000000000009 +8045 clk cpu0 IT (8009) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8045 clk cpu0 R cpsr 820003c5 +8046 clk cpu0 IT (8010) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8046 clk cpu0 R X8 0000000000000001 +8047 clk cpu0 IT (8011) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8048 clk cpu0 IT (8012) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8048 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8048 clk cpu0 R X8 0000000003700700 +8049 clk cpu0 IT (8013) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8049 clk cpu0 R X9 0000000000000002 +8050 clk cpu0 IT (8014) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8050 clk cpu0 R X8 0000000003700702 +8051 clk cpu0 IT (8015) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8051 clk cpu0 MR2 037005fc:000000f005fc_NS 0009 +8051 clk cpu0 R X10 0000000000000009 +8052 clk cpu0 IT (8016) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8052 clk cpu0 R X9 0000000000000009 +8053 clk cpu0 IT (8017) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8053 clk cpu0 R X8 000000000370070B +8054 clk cpu0 IT (8018) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8054 clk cpu0 R X10 0000000000000000 +8055 clk cpu0 IT (8019) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8055 clk cpu0 MW1 0370070b:000000f0070b_NS 00 +8056 clk cpu0 IT (8020) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8056 clk cpu0 MR2 037005fc:000000f005fc_NS 0009 +8056 clk cpu0 R X8 0000000000000009 +8057 clk cpu0 IT (8021) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8057 clk cpu0 R X8 000000000000000A +8058 clk cpu0 IT (8022) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8058 clk cpu0 MW2 037005fc:000000f005fc_NS 000a +8059 clk cpu0 IT (8023) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8060 clk cpu0 IT (8024) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8060 clk cpu0 MR2 037005fc:000000f005fc_NS 000a +8060 clk cpu0 R X8 000000000000000A +8061 clk cpu0 IT (8025) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8061 clk cpu0 R cpsr 820003c5 +8062 clk cpu0 IT (8026) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8062 clk cpu0 R X8 0000000000000001 +8063 clk cpu0 IT (8027) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8064 clk cpu0 IT (8028) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8064 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8064 clk cpu0 R X8 0000000003700700 +8065 clk cpu0 IT (8029) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8065 clk cpu0 R X9 0000000000000002 +8066 clk cpu0 IT (8030) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8066 clk cpu0 R X8 0000000003700702 +8067 clk cpu0 IT (8031) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8067 clk cpu0 MR2 037005fc:000000f005fc_NS 000a +8067 clk cpu0 R X10 000000000000000A +8068 clk cpu0 IT (8032) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8068 clk cpu0 R X9 000000000000000A +8069 clk cpu0 IT (8033) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8069 clk cpu0 R X8 000000000370070C +8070 clk cpu0 IT (8034) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8070 clk cpu0 R X10 0000000000000000 +8071 clk cpu0 IT (8035) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8071 clk cpu0 MW1 0370070c:000000f0070c_NS 00 +8072 clk cpu0 IT (8036) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8072 clk cpu0 MR2 037005fc:000000f005fc_NS 000a +8072 clk cpu0 R X8 000000000000000A +8073 clk cpu0 IT (8037) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8073 clk cpu0 R X8 000000000000000B +8074 clk cpu0 IT (8038) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8074 clk cpu0 MW2 037005fc:000000f005fc_NS 000b +8075 clk cpu0 IT (8039) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8076 clk cpu0 IT (8040) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8076 clk cpu0 MR2 037005fc:000000f005fc_NS 000b +8076 clk cpu0 R X8 000000000000000B +8077 clk cpu0 IT (8041) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8077 clk cpu0 R cpsr 820003c5 +8078 clk cpu0 IT (8042) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8078 clk cpu0 R X8 0000000000000001 +8079 clk cpu0 IT (8043) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8080 clk cpu0 IT (8044) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8080 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8080 clk cpu0 R X8 0000000003700700 +8081 clk cpu0 IT (8045) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8081 clk cpu0 R X9 0000000000000002 +8082 clk cpu0 IT (8046) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8082 clk cpu0 R X8 0000000003700702 +8083 clk cpu0 IT (8047) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8083 clk cpu0 MR2 037005fc:000000f005fc_NS 000b +8083 clk cpu0 R X10 000000000000000B +8084 clk cpu0 IT (8048) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8084 clk cpu0 R X9 000000000000000B +8085 clk cpu0 IT (8049) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8085 clk cpu0 R X8 000000000370070D +8086 clk cpu0 IT (8050) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8086 clk cpu0 R X10 0000000000000000 +8087 clk cpu0 IT (8051) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8087 clk cpu0 MW1 0370070d:000000f0070d_NS 00 +8088 clk cpu0 IT (8052) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8088 clk cpu0 MR2 037005fc:000000f005fc_NS 000b +8088 clk cpu0 R X8 000000000000000B +8089 clk cpu0 IT (8053) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8089 clk cpu0 R X8 000000000000000C +8090 clk cpu0 IT (8054) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8090 clk cpu0 MW2 037005fc:000000f005fc_NS 000c +8091 clk cpu0 IT (8055) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8092 clk cpu0 IT (8056) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8092 clk cpu0 MR2 037005fc:000000f005fc_NS 000c +8092 clk cpu0 R X8 000000000000000C +8093 clk cpu0 IT (8057) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8093 clk cpu0 R cpsr 820003c5 +8094 clk cpu0 IT (8058) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8094 clk cpu0 R X8 0000000000000001 +8095 clk cpu0 IT (8059) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8096 clk cpu0 IT (8060) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8096 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8096 clk cpu0 R X8 0000000003700700 +8097 clk cpu0 IT (8061) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8097 clk cpu0 R X9 0000000000000002 +8098 clk cpu0 IT (8062) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8098 clk cpu0 R X8 0000000003700702 +8099 clk cpu0 IT (8063) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8099 clk cpu0 MR2 037005fc:000000f005fc_NS 000c +8099 clk cpu0 R X10 000000000000000C +8100 clk cpu0 IT (8064) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8100 clk cpu0 R X9 000000000000000C +8101 clk cpu0 IT (8065) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8101 clk cpu0 R X8 000000000370070E +8102 clk cpu0 IT (8066) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8102 clk cpu0 R X10 0000000000000000 +8103 clk cpu0 IT (8067) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8103 clk cpu0 MW1 0370070e:000000f0070e_NS 00 +8104 clk cpu0 IT (8068) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8104 clk cpu0 MR2 037005fc:000000f005fc_NS 000c +8104 clk cpu0 R X8 000000000000000C +8105 clk cpu0 IT (8069) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8105 clk cpu0 R X8 000000000000000D +8106 clk cpu0 IT (8070) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8106 clk cpu0 MW2 037005fc:000000f005fc_NS 000d +8107 clk cpu0 IT (8071) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8108 clk cpu0 IT (8072) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8108 clk cpu0 MR2 037005fc:000000f005fc_NS 000d +8108 clk cpu0 R X8 000000000000000D +8109 clk cpu0 IT (8073) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8109 clk cpu0 R cpsr 820003c5 +8110 clk cpu0 IT (8074) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8110 clk cpu0 R X8 0000000000000001 +8111 clk cpu0 IT (8075) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8112 clk cpu0 IT (8076) 0001133c:00001001133c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8112 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8112 clk cpu0 R X8 0000000003700700 +8113 clk cpu0 IT (8077) 00011340:000010011340_NS d2800049 O EL1h_n : MOV x9,#2 +8113 clk cpu0 R X9 0000000000000002 +8114 clk cpu0 IT (8078) 00011344:000010011344_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8114 clk cpu0 R X8 0000000003700702 +8115 clk cpu0 IT (8079) 00011348:000010011348_NS 79403bea O EL1h_n : LDRH w10,[sp,#0x1c] +8115 clk cpu0 MR2 037005fc:000000f005fc_NS 000d +8115 clk cpu0 R X10 000000000000000D +8116 clk cpu0 IT (8080) 0001134c:00001001134c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +8116 clk cpu0 R X9 000000000000000D +8117 clk cpu0 IT (8081) 00011350:000010011350_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +8117 clk cpu0 R X8 000000000370070F +8118 clk cpu0 IT (8082) 00011354:000010011354_NS 5280000a O EL1h_n : MOV w10,#0 +8118 clk cpu0 R X10 0000000000000000 +8119 clk cpu0 IT (8083) 00011358:000010011358_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +8119 clk cpu0 MW1 0370070f:000000f0070f_NS 00 +8120 clk cpu0 IT (8084) 0001135c:00001001135c_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8120 clk cpu0 MR2 037005fc:000000f005fc_NS 000d +8120 clk cpu0 R X8 000000000000000D +8121 clk cpu0 IT (8085) 00011360:000010011360_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8121 clk cpu0 R X8 000000000000000E +8122 clk cpu0 IT (8086) 00011364:000010011364_NS 79003be8 O EL1h_n : STRH w8,[sp,#0x1c] +8122 clk cpu0 MW2 037005fc:000000f005fc_NS 000e +8123 clk cpu0 IT (8087) 00011368:000010011368_NS 17fffff0 O EL1h_n : B 0x11328 +8124 clk cpu0 IT (8088) 00011328:000010011328_NS 79403be8 O EL1h_n : LDRH w8,[sp,#0x1c] +8124 clk cpu0 MR2 037005fc:000000f005fc_NS 000e +8124 clk cpu0 R X8 000000000000000E +8125 clk cpu0 IT (8089) 0001132c:00001001132c_NS 7100391f O EL1h_n : CMP w8,#0xe +8125 clk cpu0 R cpsr 620003c5 +8126 clk cpu0 IT (8090) 00011330:000010011330_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8126 clk cpu0 R X8 0000000000000000 +8127 clk cpu0 IS (8091) 00011334:000010011334_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1133c +8128 clk cpu0 IT (8092) 00011338:000010011338_NS 1400000d O EL1h_n : B 0x1136c +8129 clk cpu0 IT (8093) 0001136c:00001001136c_NS f94017e8 O EL1h_n : LDR x8,[sp,#0x28] +8129 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +8129 clk cpu0 R X8 0000000003700700 +8130 clk cpu0 IT (8094) 00011370:000010011370_NS d2800049 O EL1h_n : MOV x9,#2 +8130 clk cpu0 R X9 0000000000000002 +8131 clk cpu0 IT (8095) 00011374:000010011374_NS 8b090101 O EL1h_n : ADD x1,x8,x9 +8131 clk cpu0 R X1 0000000003700702 +8132 clk cpu0 IT (8096) 00011378:000010011378_NS 910083e0 O EL1h_n : ADD x0,sp,#0x20 +8132 clk cpu0 R X0 0000000003700600 +8133 clk cpu0 IT (8097) 0001137c:00001001137c_NS 528001c2 O EL1h_n : MOV w2,#0xe +8133 clk cpu0 R X2 000000000000000E +8134 clk cpu0 IT (8098) 00011380:000010011380_NS 94000096 O EL1h_n : BL 0x115d8 +8134 clk cpu0 R X30 0000000000011384 +8135 clk cpu0 IT (8099) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +8135 clk cpu0 R SP_EL1 00000000037005C0 +8136 clk cpu0 IT (8100) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +8136 clk cpu0 R X8 0000000000000000 +8137 clk cpu0 IT (8101) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +8137 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_03700600 +8138 clk cpu0 IT (8102) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +8138 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_03700702 +8139 clk cpu0 IT (8103) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +8139 clk cpu0 MW1 037005cf:000000f005cf_NS 0e +8140 clk cpu0 IT (8104) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8140 clk cpu0 MW1 037005ce:000000f005ce_NS 00 +8141 clk cpu0 IT (8105) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8141 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +8141 clk cpu0 R X8 0000000000000000 +8142 clk cpu0 IT (8106) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8142 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8142 clk cpu0 R X9 000000000000000E +8143 clk cpu0 IT (8107) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8143 clk cpu0 R cpsr 820003c5 +8144 clk cpu0 IT (8108) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8144 clk cpu0 R X8 0000000000000001 +8145 clk cpu0 IT (8109) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8146 clk cpu0 IT (8110) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8146 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8146 clk cpu0 R X8 0000000003700702 +8147 clk cpu0 IT (8111) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8147 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +8147 clk cpu0 R X9 0000000000000000 +8148 clk cpu0 IT (8112) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8148 clk cpu0 R X10 0000000000000000 +8149 clk cpu0 IT (8113) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8149 clk cpu0 R X10 0000000000000000 +8150 clk cpu0 IT (8114) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8150 clk cpu0 R X8 0000000003700702 +8151 clk cpu0 IT (8115) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8151 clk cpu0 MR1 03700702:000000f00702_NS 00 +8151 clk cpu0 R X9 0000000000000000 +8152 clk cpu0 IT (8116) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8152 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8152 clk cpu0 R X8 0000000003700600 +8153 clk cpu0 IT (8117) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8153 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000002 +8153 clk cpu0 R X8 0000000023000002 +8154 clk cpu0 IT (8118) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8154 clk cpu0 MW1 23000002:000016240002_NS 00 +8155 clk cpu0 IT (8119) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8155 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8155 clk cpu0 R X8 0000000003700600 +8156 clk cpu0 IT (8120) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8156 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000002 +8156 clk cpu0 R X10 0000000023000002 +8157 clk cpu0 IT (8121) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8157 clk cpu0 R X11 0000000000000001 +8158 clk cpu0 IT (8122) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8158 clk cpu0 R X10 0000000023000003 +8159 clk cpu0 IT (8123) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8159 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000003 +8160 clk cpu0 IT (8124) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8160 clk cpu0 MR1 037005ce:000000f005ce_NS 00 +8160 clk cpu0 R X8 0000000000000000 +8161 clk cpu0 IT (8125) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8161 clk cpu0 R X8 0000000000000001 +8162 clk cpu0 IT (8126) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8162 clk cpu0 MW1 037005ce:000000f005ce_NS 01 +8163 clk cpu0 IT (8127) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8164 clk cpu0 IT (8128) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8164 clk cpu0 MR1 037005ce:000000f005ce_NS 01 +8164 clk cpu0 R X8 0000000000000001 +8165 clk cpu0 IT (8129) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8165 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8165 clk cpu0 R X9 000000000000000E +8166 clk cpu0 IT (8130) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8166 clk cpu0 R cpsr 820003c5 +8167 clk cpu0 IT (8131) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8167 clk cpu0 R X8 0000000000000001 +8168 clk cpu0 IT (8132) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8169 clk cpu0 IT (8133) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8169 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8169 clk cpu0 R X8 0000000003700702 +8170 clk cpu0 IT (8134) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8170 clk cpu0 MR1 037005ce:000000f005ce_NS 01 +8170 clk cpu0 R X9 0000000000000001 +8171 clk cpu0 IT (8135) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8171 clk cpu0 R X10 0000000000000001 +8172 clk cpu0 IT (8136) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8172 clk cpu0 R X10 0000000000000001 +8173 clk cpu0 IT (8137) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8173 clk cpu0 R X8 0000000003700703 +8174 clk cpu0 IT (8138) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8174 clk cpu0 MR1 03700703:000000f00703_NS 00 +8174 clk cpu0 R X9 0000000000000000 +8175 clk cpu0 IT (8139) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8175 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8175 clk cpu0 R X8 0000000003700600 +8176 clk cpu0 IT (8140) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8176 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000003 +8176 clk cpu0 R X8 0000000023000003 +8177 clk cpu0 IT (8141) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8177 clk cpu0 MW1 23000003:000016240003_NS 00 +8178 clk cpu0 IT (8142) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8178 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8178 clk cpu0 R X8 0000000003700600 +8179 clk cpu0 IT (8143) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8179 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000003 +8179 clk cpu0 R X10 0000000023000003 +8180 clk cpu0 IT (8144) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8180 clk cpu0 R X11 0000000000000001 +8181 clk cpu0 IT (8145) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8181 clk cpu0 R X10 0000000023000004 +8182 clk cpu0 IT (8146) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8182 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000004 +8183 clk cpu0 IT (8147) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8183 clk cpu0 MR1 037005ce:000000f005ce_NS 01 +8183 clk cpu0 R X8 0000000000000001 +8184 clk cpu0 IT (8148) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8184 clk cpu0 R X8 0000000000000002 +8185 clk cpu0 IT (8149) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8185 clk cpu0 MW1 037005ce:000000f005ce_NS 02 +8186 clk cpu0 IT (8150) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8187 clk cpu0 IT (8151) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8187 clk cpu0 MR1 037005ce:000000f005ce_NS 02 +8187 clk cpu0 R X8 0000000000000002 +8188 clk cpu0 IT (8152) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8188 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8188 clk cpu0 R X9 000000000000000E +8189 clk cpu0 IT (8153) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8189 clk cpu0 R cpsr 820003c5 +8190 clk cpu0 IT (8154) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8190 clk cpu0 R X8 0000000000000001 +8191 clk cpu0 IT (8155) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8192 clk cpu0 IT (8156) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8192 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8192 clk cpu0 R X8 0000000003700702 +8193 clk cpu0 IT (8157) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8193 clk cpu0 MR1 037005ce:000000f005ce_NS 02 +8193 clk cpu0 R X9 0000000000000002 +8194 clk cpu0 IT (8158) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8194 clk cpu0 R X10 0000000000000002 +8195 clk cpu0 IT (8159) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8195 clk cpu0 R X10 0000000000000002 +8196 clk cpu0 IT (8160) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8196 clk cpu0 R X8 0000000003700704 +8197 clk cpu0 IT (8161) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8197 clk cpu0 MR1 03700704:000000f00704_NS 00 +8197 clk cpu0 R X9 0000000000000000 +8198 clk cpu0 IT (8162) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8198 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8198 clk cpu0 R X8 0000000003700600 +8199 clk cpu0 IT (8163) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8199 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000004 +8199 clk cpu0 R X8 0000000023000004 +8200 clk cpu0 IT (8164) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8200 clk cpu0 MW1 23000004:000016240004_NS 00 +8201 clk cpu0 IT (8165) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8201 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8201 clk cpu0 R X8 0000000003700600 +8202 clk cpu0 IT (8166) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8202 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000004 +8202 clk cpu0 R X10 0000000023000004 +8203 clk cpu0 IT (8167) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8203 clk cpu0 R X11 0000000000000001 +8204 clk cpu0 IT (8168) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8204 clk cpu0 R X10 0000000023000005 +8205 clk cpu0 IT (8169) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8205 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000005 +8206 clk cpu0 IT (8170) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8206 clk cpu0 MR1 037005ce:000000f005ce_NS 02 +8206 clk cpu0 R X8 0000000000000002 +8207 clk cpu0 IT (8171) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8207 clk cpu0 R X8 0000000000000003 +8208 clk cpu0 IT (8172) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8208 clk cpu0 MW1 037005ce:000000f005ce_NS 03 +8209 clk cpu0 IT (8173) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8210 clk cpu0 IT (8174) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8210 clk cpu0 MR1 037005ce:000000f005ce_NS 03 +8210 clk cpu0 R X8 0000000000000003 +8211 clk cpu0 IT (8175) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8211 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8211 clk cpu0 R X9 000000000000000E +8212 clk cpu0 IT (8176) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8212 clk cpu0 R cpsr 820003c5 +8213 clk cpu0 IT (8177) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8213 clk cpu0 R X8 0000000000000001 +8214 clk cpu0 IT (8178) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8215 clk cpu0 IT (8179) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8215 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8215 clk cpu0 R X8 0000000003700702 +8216 clk cpu0 IT (8180) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8216 clk cpu0 MR1 037005ce:000000f005ce_NS 03 +8216 clk cpu0 R X9 0000000000000003 +8217 clk cpu0 IT (8181) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8217 clk cpu0 R X10 0000000000000003 +8218 clk cpu0 IT (8182) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8218 clk cpu0 R X10 0000000000000003 +8219 clk cpu0 IT (8183) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8219 clk cpu0 R X8 0000000003700705 +8220 clk cpu0 IT (8184) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8220 clk cpu0 MR1 03700705:000000f00705_NS 00 +8220 clk cpu0 R X9 0000000000000000 +8221 clk cpu0 IT (8185) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8221 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8221 clk cpu0 R X8 0000000003700600 +8222 clk cpu0 IT (8186) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8222 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000005 +8222 clk cpu0 R X8 0000000023000005 +8223 clk cpu0 IT (8187) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8223 clk cpu0 MW1 23000005:000016240005_NS 00 +8224 clk cpu0 IT (8188) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8224 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8224 clk cpu0 R X8 0000000003700600 +8225 clk cpu0 IT (8189) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8225 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000005 +8225 clk cpu0 R X10 0000000023000005 +8226 clk cpu0 IT (8190) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8226 clk cpu0 R X11 0000000000000001 +8227 clk cpu0 IT (8191) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8227 clk cpu0 R X10 0000000023000006 +8228 clk cpu0 IT (8192) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8228 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000006 +8229 clk cpu0 IT (8193) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8229 clk cpu0 MR1 037005ce:000000f005ce_NS 03 +8229 clk cpu0 R X8 0000000000000003 +8230 clk cpu0 IT (8194) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8230 clk cpu0 R X8 0000000000000004 +8231 clk cpu0 IT (8195) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8231 clk cpu0 MW1 037005ce:000000f005ce_NS 04 +8232 clk cpu0 IT (8196) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8233 clk cpu0 IT (8197) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8233 clk cpu0 MR1 037005ce:000000f005ce_NS 04 +8233 clk cpu0 R X8 0000000000000004 +8234 clk cpu0 IT (8198) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8234 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8234 clk cpu0 R X9 000000000000000E +8235 clk cpu0 IT (8199) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8235 clk cpu0 R cpsr 820003c5 +8236 clk cpu0 IT (8200) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8236 clk cpu0 R X8 0000000000000001 +8237 clk cpu0 IT (8201) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8238 clk cpu0 IT (8202) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8238 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8238 clk cpu0 R X8 0000000003700702 +8239 clk cpu0 IT (8203) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8239 clk cpu0 MR1 037005ce:000000f005ce_NS 04 +8239 clk cpu0 R X9 0000000000000004 +8240 clk cpu0 IT (8204) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8240 clk cpu0 R X10 0000000000000004 +8241 clk cpu0 IT (8205) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8241 clk cpu0 R X10 0000000000000004 +8242 clk cpu0 IT (8206) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8242 clk cpu0 R X8 0000000003700706 +8243 clk cpu0 IT (8207) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8243 clk cpu0 MR1 03700706:000000f00706_NS 00 +8243 clk cpu0 R X9 0000000000000000 +8244 clk cpu0 IT (8208) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8244 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8244 clk cpu0 R X8 0000000003700600 +8245 clk cpu0 IT (8209) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8245 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000006 +8245 clk cpu0 R X8 0000000023000006 +8246 clk cpu0 IT (8210) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8246 clk cpu0 MW1 23000006:000016240006_NS 00 +8247 clk cpu0 IT (8211) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8247 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8247 clk cpu0 R X8 0000000003700600 +8248 clk cpu0 IT (8212) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8248 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000006 +8248 clk cpu0 R X10 0000000023000006 +8249 clk cpu0 IT (8213) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8249 clk cpu0 R X11 0000000000000001 +8250 clk cpu0 IT (8214) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8250 clk cpu0 R X10 0000000023000007 +8251 clk cpu0 IT (8215) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8251 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000007 +8252 clk cpu0 IT (8216) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8252 clk cpu0 MR1 037005ce:000000f005ce_NS 04 +8252 clk cpu0 R X8 0000000000000004 +8253 clk cpu0 IT (8217) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8253 clk cpu0 R X8 0000000000000005 +8254 clk cpu0 IT (8218) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8254 clk cpu0 MW1 037005ce:000000f005ce_NS 05 +8255 clk cpu0 IT (8219) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8256 clk cpu0 IT (8220) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8256 clk cpu0 MR1 037005ce:000000f005ce_NS 05 +8256 clk cpu0 R X8 0000000000000005 +8257 clk cpu0 IT (8221) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8257 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8257 clk cpu0 R X9 000000000000000E +8258 clk cpu0 IT (8222) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8258 clk cpu0 R cpsr 820003c5 +8259 clk cpu0 IT (8223) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8259 clk cpu0 R X8 0000000000000001 +8260 clk cpu0 IT (8224) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8261 clk cpu0 IT (8225) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8261 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8261 clk cpu0 R X8 0000000003700702 +8262 clk cpu0 IT (8226) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8262 clk cpu0 MR1 037005ce:000000f005ce_NS 05 +8262 clk cpu0 R X9 0000000000000005 +8263 clk cpu0 IT (8227) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8263 clk cpu0 R X10 0000000000000005 +8264 clk cpu0 IT (8228) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8264 clk cpu0 R X10 0000000000000005 +8265 clk cpu0 IT (8229) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8265 clk cpu0 R X8 0000000003700707 +8266 clk cpu0 IT (8230) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8266 clk cpu0 MR1 03700707:000000f00707_NS 00 +8266 clk cpu0 R X9 0000000000000000 +8267 clk cpu0 IT (8231) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8267 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8267 clk cpu0 R X8 0000000003700600 +8268 clk cpu0 IT (8232) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8268 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000007 +8268 clk cpu0 R X8 0000000023000007 +8269 clk cpu0 IT (8233) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8269 clk cpu0 MW1 23000007:000016240007_NS 00 +8270 clk cpu0 IT (8234) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8270 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8270 clk cpu0 R X8 0000000003700600 +8271 clk cpu0 IT (8235) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8271 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000007 +8271 clk cpu0 R X10 0000000023000007 +8272 clk cpu0 IT (8236) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8272 clk cpu0 R X11 0000000000000001 +8273 clk cpu0 IT (8237) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8273 clk cpu0 R X10 0000000023000008 +8274 clk cpu0 IT (8238) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8274 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000008 +8275 clk cpu0 IT (8239) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8275 clk cpu0 MR1 037005ce:000000f005ce_NS 05 +8275 clk cpu0 R X8 0000000000000005 +8276 clk cpu0 IT (8240) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8276 clk cpu0 R X8 0000000000000006 +8277 clk cpu0 IT (8241) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8277 clk cpu0 MW1 037005ce:000000f005ce_NS 06 +8278 clk cpu0 IT (8242) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8279 clk cpu0 IT (8243) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8279 clk cpu0 MR1 037005ce:000000f005ce_NS 06 +8279 clk cpu0 R X8 0000000000000006 +8280 clk cpu0 IT (8244) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8280 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8280 clk cpu0 R X9 000000000000000E +8281 clk cpu0 IT (8245) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8281 clk cpu0 R cpsr 820003c5 +8282 clk cpu0 IT (8246) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8282 clk cpu0 R X8 0000000000000001 +8283 clk cpu0 IT (8247) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8284 clk cpu0 IT (8248) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8284 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8284 clk cpu0 R X8 0000000003700702 +8285 clk cpu0 IT (8249) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8285 clk cpu0 MR1 037005ce:000000f005ce_NS 06 +8285 clk cpu0 R X9 0000000000000006 +8286 clk cpu0 IT (8250) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8286 clk cpu0 R X10 0000000000000006 +8287 clk cpu0 IT (8251) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8287 clk cpu0 R X10 0000000000000006 +8288 clk cpu0 IT (8252) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8288 clk cpu0 R X8 0000000003700708 +8289 clk cpu0 IT (8253) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8289 clk cpu0 MR1 03700708:000000f00708_NS 00 +8289 clk cpu0 R X9 0000000000000000 +8290 clk cpu0 IT (8254) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8290 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8290 clk cpu0 R X8 0000000003700600 +8291 clk cpu0 IT (8255) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8291 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000008 +8291 clk cpu0 R X8 0000000023000008 +8292 clk cpu0 IT (8256) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8292 clk cpu0 MW1 23000008:000016240008_NS 00 +8293 clk cpu0 IT (8257) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8293 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8293 clk cpu0 R X8 0000000003700600 +8294 clk cpu0 IT (8258) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8294 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000008 +8294 clk cpu0 R X10 0000000023000008 +8295 clk cpu0 IT (8259) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8295 clk cpu0 R X11 0000000000000001 +8296 clk cpu0 IT (8260) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8296 clk cpu0 R X10 0000000023000009 +8297 clk cpu0 IT (8261) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8297 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000009 +8298 clk cpu0 IT (8262) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8298 clk cpu0 MR1 037005ce:000000f005ce_NS 06 +8298 clk cpu0 R X8 0000000000000006 +8299 clk cpu0 IT (8263) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8299 clk cpu0 R X8 0000000000000007 +8300 clk cpu0 IT (8264) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8300 clk cpu0 MW1 037005ce:000000f005ce_NS 07 +8301 clk cpu0 IT (8265) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8302 clk cpu0 IT (8266) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8302 clk cpu0 MR1 037005ce:000000f005ce_NS 07 +8302 clk cpu0 R X8 0000000000000007 +8303 clk cpu0 IT (8267) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8303 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8303 clk cpu0 R X9 000000000000000E +8304 clk cpu0 IT (8268) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8304 clk cpu0 R cpsr 820003c5 +8305 clk cpu0 IT (8269) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8305 clk cpu0 R X8 0000000000000001 +8306 clk cpu0 IT (8270) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8307 clk cpu0 IT (8271) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8307 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8307 clk cpu0 R X8 0000000003700702 +8308 clk cpu0 IT (8272) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8308 clk cpu0 MR1 037005ce:000000f005ce_NS 07 +8308 clk cpu0 R X9 0000000000000007 +8309 clk cpu0 IT (8273) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8309 clk cpu0 R X10 0000000000000007 +8310 clk cpu0 IT (8274) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8310 clk cpu0 R X10 0000000000000007 +8311 clk cpu0 IT (8275) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8311 clk cpu0 R X8 0000000003700709 +8312 clk cpu0 IT (8276) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8312 clk cpu0 MR1 03700709:000000f00709_NS 00 +8312 clk cpu0 R X9 0000000000000000 +8313 clk cpu0 IT (8277) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8313 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8313 clk cpu0 R X8 0000000003700600 +8314 clk cpu0 IT (8278) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8314 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000009 +8314 clk cpu0 R X8 0000000023000009 +8315 clk cpu0 IT (8279) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8315 clk cpu0 MW1 23000009:000016240009_NS 00 +8316 clk cpu0 IT (8280) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8316 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8316 clk cpu0 R X8 0000000003700600 +8317 clk cpu0 IT (8281) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8317 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000009 +8317 clk cpu0 R X10 0000000023000009 +8318 clk cpu0 IT (8282) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8318 clk cpu0 R X11 0000000000000001 +8319 clk cpu0 IT (8283) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8319 clk cpu0 R X10 000000002300000A +8320 clk cpu0 IT (8284) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8320 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000a +8321 clk cpu0 IT (8285) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8321 clk cpu0 MR1 037005ce:000000f005ce_NS 07 +8321 clk cpu0 R X8 0000000000000007 +8322 clk cpu0 IT (8286) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8322 clk cpu0 R X8 0000000000000008 +8323 clk cpu0 IT (8287) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8323 clk cpu0 MW1 037005ce:000000f005ce_NS 08 +8324 clk cpu0 IT (8288) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8325 clk cpu0 IT (8289) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8325 clk cpu0 MR1 037005ce:000000f005ce_NS 08 +8325 clk cpu0 R X8 0000000000000008 +8326 clk cpu0 IT (8290) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8326 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8326 clk cpu0 R X9 000000000000000E +8327 clk cpu0 IT (8291) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8327 clk cpu0 R cpsr 820003c5 +8328 clk cpu0 IT (8292) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8328 clk cpu0 R X8 0000000000000001 +8329 clk cpu0 IT (8293) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8330 clk cpu0 IT (8294) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8330 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8330 clk cpu0 R X8 0000000003700702 +8331 clk cpu0 IT (8295) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8331 clk cpu0 MR1 037005ce:000000f005ce_NS 08 +8331 clk cpu0 R X9 0000000000000008 +8332 clk cpu0 IT (8296) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8332 clk cpu0 R X10 0000000000000008 +8333 clk cpu0 IT (8297) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8333 clk cpu0 R X10 0000000000000008 +8334 clk cpu0 IT (8298) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8334 clk cpu0 R X8 000000000370070A +8335 clk cpu0 IT (8299) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8335 clk cpu0 MR1 0370070a:000000f0070a_NS 00 +8335 clk cpu0 R X9 0000000000000000 +8336 clk cpu0 IT (8300) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8336 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8336 clk cpu0 R X8 0000000003700600 +8337 clk cpu0 IT (8301) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8337 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000a +8337 clk cpu0 R X8 000000002300000A +8338 clk cpu0 IT (8302) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8338 clk cpu0 MW1 2300000a:00001624000a_NS 00 +8339 clk cpu0 IT (8303) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8339 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8339 clk cpu0 R X8 0000000003700600 +8340 clk cpu0 IT (8304) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8340 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000a +8340 clk cpu0 R X10 000000002300000A +8341 clk cpu0 IT (8305) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8341 clk cpu0 R X11 0000000000000001 +8342 clk cpu0 IT (8306) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8342 clk cpu0 R X10 000000002300000B +8343 clk cpu0 IT (8307) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8343 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000b +8344 clk cpu0 IT (8308) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8344 clk cpu0 MR1 037005ce:000000f005ce_NS 08 +8344 clk cpu0 R X8 0000000000000008 +8345 clk cpu0 IT (8309) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8345 clk cpu0 R X8 0000000000000009 +8346 clk cpu0 IT (8310) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8346 clk cpu0 MW1 037005ce:000000f005ce_NS 09 +8347 clk cpu0 IT (8311) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8348 clk cpu0 IT (8312) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8348 clk cpu0 MR1 037005ce:000000f005ce_NS 09 +8348 clk cpu0 R X8 0000000000000009 +8349 clk cpu0 IT (8313) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8349 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8349 clk cpu0 R X9 000000000000000E +8350 clk cpu0 IT (8314) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8350 clk cpu0 R cpsr 820003c5 +8351 clk cpu0 IT (8315) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8351 clk cpu0 R X8 0000000000000001 +8352 clk cpu0 IT (8316) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8353 clk cpu0 IT (8317) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8353 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8353 clk cpu0 R X8 0000000003700702 +8354 clk cpu0 IT (8318) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8354 clk cpu0 MR1 037005ce:000000f005ce_NS 09 +8354 clk cpu0 R X9 0000000000000009 +8355 clk cpu0 IT (8319) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8355 clk cpu0 R X10 0000000000000009 +8356 clk cpu0 IT (8320) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8356 clk cpu0 R X10 0000000000000009 +8357 clk cpu0 IT (8321) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8357 clk cpu0 R X8 000000000370070B +8358 clk cpu0 IT (8322) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8358 clk cpu0 MR1 0370070b:000000f0070b_NS 00 +8358 clk cpu0 R X9 0000000000000000 +8359 clk cpu0 IT (8323) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8359 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8359 clk cpu0 R X8 0000000003700600 +8360 clk cpu0 IT (8324) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8360 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000b +8360 clk cpu0 R X8 000000002300000B +8361 clk cpu0 IT (8325) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8361 clk cpu0 MW1 2300000b:00001624000b_NS 00 +8362 clk cpu0 IT (8326) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8362 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8362 clk cpu0 R X8 0000000003700600 +8363 clk cpu0 IT (8327) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8363 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000b +8363 clk cpu0 R X10 000000002300000B +8364 clk cpu0 IT (8328) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8364 clk cpu0 R X11 0000000000000001 +8365 clk cpu0 IT (8329) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8365 clk cpu0 R X10 000000002300000C +8366 clk cpu0 IT (8330) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8366 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000c +8367 clk cpu0 IT (8331) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8367 clk cpu0 MR1 037005ce:000000f005ce_NS 09 +8367 clk cpu0 R X8 0000000000000009 +8368 clk cpu0 IT (8332) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8368 clk cpu0 R X8 000000000000000A +8369 clk cpu0 IT (8333) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8369 clk cpu0 MW1 037005ce:000000f005ce_NS 0a +8370 clk cpu0 IT (8334) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8371 clk cpu0 IT (8335) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8371 clk cpu0 MR1 037005ce:000000f005ce_NS 0a +8371 clk cpu0 R X8 000000000000000A +8372 clk cpu0 IT (8336) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8372 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8372 clk cpu0 R X9 000000000000000E +8373 clk cpu0 IT (8337) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8373 clk cpu0 R cpsr 820003c5 +8374 clk cpu0 IT (8338) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8374 clk cpu0 R X8 0000000000000001 +8375 clk cpu0 IT (8339) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8376 clk cpu0 IT (8340) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8376 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8376 clk cpu0 R X8 0000000003700702 +8377 clk cpu0 IT (8341) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8377 clk cpu0 MR1 037005ce:000000f005ce_NS 0a +8377 clk cpu0 R X9 000000000000000A +8378 clk cpu0 IT (8342) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8378 clk cpu0 R X10 000000000000000A +8379 clk cpu0 IT (8343) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8379 clk cpu0 R X10 000000000000000A +8380 clk cpu0 IT (8344) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8380 clk cpu0 R X8 000000000370070C +8381 clk cpu0 IT (8345) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8381 clk cpu0 MR1 0370070c:000000f0070c_NS 00 +8381 clk cpu0 R X9 0000000000000000 +8382 clk cpu0 IT (8346) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8382 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8382 clk cpu0 R X8 0000000003700600 +8383 clk cpu0 IT (8347) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8383 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000c +8383 clk cpu0 R X8 000000002300000C +8384 clk cpu0 IT (8348) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8384 clk cpu0 MW1 2300000c:00001624000c_NS 00 +8385 clk cpu0 IT (8349) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8385 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8385 clk cpu0 R X8 0000000003700600 +8386 clk cpu0 IT (8350) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8386 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000c +8386 clk cpu0 R X10 000000002300000C +8387 clk cpu0 IT (8351) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8387 clk cpu0 R X11 0000000000000001 +8388 clk cpu0 IT (8352) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8388 clk cpu0 R X10 000000002300000D +8389 clk cpu0 IT (8353) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8389 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000d +8390 clk cpu0 IT (8354) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8390 clk cpu0 MR1 037005ce:000000f005ce_NS 0a +8390 clk cpu0 R X8 000000000000000A +8391 clk cpu0 IT (8355) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8391 clk cpu0 R X8 000000000000000B +8392 clk cpu0 IT (8356) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8392 clk cpu0 MW1 037005ce:000000f005ce_NS 0b +8393 clk cpu0 IT (8357) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8394 clk cpu0 IT (8358) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8394 clk cpu0 MR1 037005ce:000000f005ce_NS 0b +8394 clk cpu0 R X8 000000000000000B +8395 clk cpu0 IT (8359) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8395 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8395 clk cpu0 R X9 000000000000000E +8396 clk cpu0 IT (8360) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8396 clk cpu0 R cpsr 820003c5 +8397 clk cpu0 IT (8361) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8397 clk cpu0 R X8 0000000000000001 +8398 clk cpu0 IT (8362) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8399 clk cpu0 IT (8363) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8399 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8399 clk cpu0 R X8 0000000003700702 +8400 clk cpu0 IT (8364) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8400 clk cpu0 MR1 037005ce:000000f005ce_NS 0b +8400 clk cpu0 R X9 000000000000000B +8401 clk cpu0 IT (8365) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8401 clk cpu0 R X10 000000000000000B +8402 clk cpu0 IT (8366) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8402 clk cpu0 R X10 000000000000000B +8403 clk cpu0 IT (8367) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8403 clk cpu0 R X8 000000000370070D +8404 clk cpu0 IT (8368) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8404 clk cpu0 MR1 0370070d:000000f0070d_NS 00 +8404 clk cpu0 R X9 0000000000000000 +8405 clk cpu0 IT (8369) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8405 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8405 clk cpu0 R X8 0000000003700600 +8406 clk cpu0 IT (8370) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8406 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000d +8406 clk cpu0 R X8 000000002300000D +8407 clk cpu0 IT (8371) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8407 clk cpu0 MW1 2300000d:00001624000d_NS 00 +8408 clk cpu0 IT (8372) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8408 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8408 clk cpu0 R X8 0000000003700600 +8409 clk cpu0 IT (8373) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8409 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000d +8409 clk cpu0 R X10 000000002300000D +8410 clk cpu0 IT (8374) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8410 clk cpu0 R X11 0000000000000001 +8411 clk cpu0 IT (8375) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8411 clk cpu0 R X10 000000002300000E +8412 clk cpu0 IT (8376) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8412 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000e +8413 clk cpu0 IT (8377) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8413 clk cpu0 MR1 037005ce:000000f005ce_NS 0b +8413 clk cpu0 R X8 000000000000000B +8414 clk cpu0 IT (8378) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8414 clk cpu0 R X8 000000000000000C +8415 clk cpu0 IT (8379) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8415 clk cpu0 MW1 037005ce:000000f005ce_NS 0c +8416 clk cpu0 IT (8380) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8417 clk cpu0 IT (8381) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8417 clk cpu0 MR1 037005ce:000000f005ce_NS 0c +8417 clk cpu0 R X8 000000000000000C +8418 clk cpu0 IT (8382) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8418 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8418 clk cpu0 R X9 000000000000000E +8419 clk cpu0 IT (8383) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8419 clk cpu0 R cpsr 820003c5 +8420 clk cpu0 IT (8384) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8420 clk cpu0 R X8 0000000000000001 +8421 clk cpu0 IT (8385) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8422 clk cpu0 IT (8386) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8422 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8422 clk cpu0 R X8 0000000003700702 +8423 clk cpu0 IT (8387) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8423 clk cpu0 MR1 037005ce:000000f005ce_NS 0c +8423 clk cpu0 R X9 000000000000000C +8424 clk cpu0 IT (8388) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8424 clk cpu0 R X10 000000000000000C +8425 clk cpu0 IT (8389) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8425 clk cpu0 R X10 000000000000000C +8426 clk cpu0 IT (8390) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8426 clk cpu0 R X8 000000000370070E +8427 clk cpu0 IT (8391) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8427 clk cpu0 MR1 0370070e:000000f0070e_NS 00 +8427 clk cpu0 R X9 0000000000000000 +8428 clk cpu0 IT (8392) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8428 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8428 clk cpu0 R X8 0000000003700600 +8429 clk cpu0 IT (8393) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8429 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000e +8429 clk cpu0 R X8 000000002300000E +8430 clk cpu0 IT (8394) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8430 clk cpu0 MW1 2300000e:00001624000e_NS 00 +8431 clk cpu0 IT (8395) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8431 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8431 clk cpu0 R X8 0000000003700600 +8432 clk cpu0 IT (8396) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8432 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000e +8432 clk cpu0 R X10 000000002300000E +8433 clk cpu0 IT (8397) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8433 clk cpu0 R X11 0000000000000001 +8434 clk cpu0 IT (8398) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8434 clk cpu0 R X10 000000002300000F +8435 clk cpu0 IT (8399) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8435 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300000f +8436 clk cpu0 IT (8400) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8436 clk cpu0 MR1 037005ce:000000f005ce_NS 0c +8436 clk cpu0 R X8 000000000000000C +8437 clk cpu0 IT (8401) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8437 clk cpu0 R X8 000000000000000D +8438 clk cpu0 IT (8402) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8438 clk cpu0 MW1 037005ce:000000f005ce_NS 0d +8439 clk cpu0 IT (8403) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8440 clk cpu0 IT (8404) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8440 clk cpu0 MR1 037005ce:000000f005ce_NS 0d +8440 clk cpu0 R X8 000000000000000D +8441 clk cpu0 IT (8405) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8441 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8441 clk cpu0 R X9 000000000000000E +8442 clk cpu0 IT (8406) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8442 clk cpu0 R cpsr 820003c5 +8443 clk cpu0 IT (8407) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8443 clk cpu0 R X8 0000000000000001 +8444 clk cpu0 IT (8408) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8445 clk cpu0 IT (8409) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +8445 clk cpu0 MR8 037005d0:000000f005d0_NS 00000000_03700702 +8445 clk cpu0 R X8 0000000003700702 +8446 clk cpu0 IT (8410) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +8446 clk cpu0 MR1 037005ce:000000f005ce_NS 0d +8446 clk cpu0 R X9 000000000000000D +8447 clk cpu0 IT (8411) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +8447 clk cpu0 R X10 000000000000000D +8448 clk cpu0 IT (8412) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +8448 clk cpu0 R X10 000000000000000D +8449 clk cpu0 IT (8413) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8449 clk cpu0 R X8 000000000370070F +8450 clk cpu0 IT (8414) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +8450 clk cpu0 MR1 0370070f:000000f0070f_NS 00 +8450 clk cpu0 R X9 0000000000000000 +8451 clk cpu0 IT (8415) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8451 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8451 clk cpu0 R X8 0000000003700600 +8452 clk cpu0 IT (8416) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +8452 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000f +8452 clk cpu0 R X8 000000002300000F +8453 clk cpu0 IT (8417) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +8453 clk cpu0 MW1 2300000f:00001624000f_NS 00 +8454 clk cpu0 IT (8418) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +8454 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_03700600 +8454 clk cpu0 R X8 0000000003700600 +8455 clk cpu0 IT (8419) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +8455 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300000f +8455 clk cpu0 R X10 000000002300000F +8456 clk cpu0 IT (8420) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +8456 clk cpu0 R X11 0000000000000001 +8457 clk cpu0 IT (8421) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +8457 clk cpu0 R X10 0000000023000010 +8458 clk cpu0 IT (8422) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +8458 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000010 +8459 clk cpu0 IT (8423) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8459 clk cpu0 MR1 037005ce:000000f005ce_NS 0d +8459 clk cpu0 R X8 000000000000000D +8460 clk cpu0 IT (8424) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +8460 clk cpu0 R X8 000000000000000E +8461 clk cpu0 IT (8425) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +8461 clk cpu0 MW1 037005ce:000000f005ce_NS 0e +8462 clk cpu0 IT (8426) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +8463 clk cpu0 IT (8427) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +8463 clk cpu0 MR1 037005ce:000000f005ce_NS 0e +8463 clk cpu0 R X8 000000000000000E +8464 clk cpu0 IT (8428) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +8464 clk cpu0 MR1 037005cf:000000f005cf_NS 0e +8464 clk cpu0 R X9 000000000000000E +8465 clk cpu0 IT (8429) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +8465 clk cpu0 R cpsr 620003c5 +8466 clk cpu0 IT (8430) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +8466 clk cpu0 R X8 0000000000000000 +8467 clk cpu0 IS (8431) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +8468 clk cpu0 IT (8432) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +8469 clk cpu0 IT (8433) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +8469 clk cpu0 R SP_EL1 00000000037005E0 +8470 clk cpu0 IT (8434) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +8471 clk cpu0 IT (8435) 00011384:000010011384_NS f94013e0 O EL1h_n : LDR x0,[sp,#0x20] +8471 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000010 +8471 clk cpu0 R X0 0000000023000010 +8472 clk cpu0 IT (8436) 00011388:000010011388_NS f9401bfe O EL1h_n : LDR x30,[sp,#0x30] +8472 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00010a30 +8472 clk cpu0 R X30 0000000000010A30 +8473 clk cpu0 IT (8437) 0001138c:00001001138c_NS 910103ff O EL1h_n : ADD sp,sp,#0x40 +8473 clk cpu0 R SP_EL1 0000000003700620 +8474 clk cpu0 IT (8438) 00011390:000010011390_NS d65f03c0 O EL1h_n : RET +8475 clk cpu0 IT (8439) 00010a30:000010010a30_NS f94043e9 O EL1h_n : LDR x9,[sp,#0x80] +8475 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +8475 clk cpu0 R X9 0000000003008530 +8476 clk cpu0 IT (8440) 00010a34:000010010a34_NS f9000120 O EL1h_n : STR x0,[x9,#0] +8476 clk cpu0 MW8 03008530:000000808530_NS 00000000_23000010 +8477 clk cpu0 IT (8441) 00010a38:000010010a38_NS b940cfe8 O EL1h_n : LDR w8,[sp,#0xcc] +8477 clk cpu0 MR4 037006ec:000000f006ec_NS 00000000 +8477 clk cpu0 R X8 0000000000000000 +8478 clk cpu0 IT (8442) 00010a3c:000010010a3c_NS f9405fea O EL1h_n : LDR x10,[sp,#0xb8] +8478 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8478 clk cpu0 R X10 0000000003700790 +8478 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0053 ALLOC 0x000010010a40_NS +8478 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0291 ALLOC 0x000010010a40_NS +8479 clk cpu0 IT (8443) 00010a40:000010010a40_NS f940014b O EL1h_n : LDR x11,[x10,#0] +8479 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8479 clk cpu0 R X11 0000000000000001 +8480 clk cpu0 IT (8444) 00010a44:000010010a44_NS f100017f O EL1h_n : CMP x11,#0 +8480 clk cpu0 R cpsr 220003c5 +8481 clk cpu0 IT (8445) 00010a48:000010010a48_NS 1a9f17ec O EL1h_n : CSET w12,EQ +8481 clk cpu0 R X12 0000000000000000 +8482 clk cpu0 IT (8446) 00010a4c:000010010a4c_NS b9405fed O EL1h_n : LDR w13,[sp,#0x5c] +8482 clk cpu0 MR4 0370067c:000000f0067c_NS 00000001 +8482 clk cpu0 R X13 0000000000000001 +8483 clk cpu0 IT (8447) 00010a50:000010010a50_NS 0a0d018c O EL1h_n : AND w12,w12,w13 +8483 clk cpu0 R X12 0000000000000000 +8484 clk cpu0 IT (8448) 00010a54:000010010a54_NS 0a0c0108 O EL1h_n : AND w8,w8,w12 +8484 clk cpu0 R X8 0000000000000000 +8485 clk cpu0 IS (8449) 00010a58:000010010a58_NS 35000048 O EL1h_n : CBNZ w8,0x10a60 +8486 clk cpu0 IT (8450) 00010a5c:000010010a5c_NS 14000004 O EL1h_n : B 0x10a6c +8487 clk cpu0 IT (8451) 00010a6c:000010010a6c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +8487 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8487 clk cpu0 R X8 0000000003700790 +8488 clk cpu0 IT (8452) 00010a70:000010010a70_NS f9400109 O EL1h_n : LDR x9,[x8,#0] +8488 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8488 clk cpu0 R X9 0000000000000001 +8489 clk cpu0 IT (8453) 00010a74:000010010a74_NS f9002be9 O EL1h_n : STR x9,[sp,#0x50] +8489 clk cpu0 MW8 03700670:000000f00670_NS 00000000_00000001 +8490 clk cpu0 IT (8454) 00010a78:000010010a78_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +8490 clk cpu0 MR8 03700670:000000f00670_NS 00000000_00000001 +8490 clk cpu0 R X8 0000000000000001 +8491 clk cpu0 IT (8455) 00010a7c:000010010a7c_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +8491 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8491 clk cpu0 R X9 0000000003700790 +8491 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0055 ALLOC 0x000010010a80_NS +8491 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02a1 ALLOC 0x000010010a80_NS +8492 clk cpu0 IT (8456) 00010a80:000010010a80_NS f9000128 O EL1h_n : STR x8,[x9,#0] +8492 clk cpu0 MW8 03700790:000000f00790_NS 00000000_00000001 +8493 clk cpu0 IT (8457) 00010a84:000010010a84_NS f9406be8 O EL1h_n : LDR x8,[sp,#0xd0] +8493 clk cpu0 MR8 037006f0:000000f006f0_NS 00000000_23002000 +8493 clk cpu0 R X8 0000000023002000 +8494 clk cpu0 IT (8458) 00010a88:000010010a88_NS 9281ffea O EL1h_n : MOV x10,#0xfffffffffffff000 +8494 clk cpu0 R X10 FFFFFFFFFFFFF000 +8495 clk cpu0 IT (8459) 00010a8c:000010010a8c_NS 8a0a0100 O EL1h_n : AND x0,x8,x10 +8495 clk cpu0 R X0 0000000023002000 +8496 clk cpu0 IT (8460) 00010a90:000010010a90_NS f9400521 O EL1h_n : LDR x1,[x9,#8] +8496 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +8496 clk cpu0 R X1 0000000000000000 +8497 clk cpu0 IT (8461) 00010a94:000010010a94_NS f9400122 O EL1h_n : LDR x2,[x9,#0] +8497 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8497 clk cpu0 R X2 0000000000000001 +8498 clk cpu0 IT (8462) 00010a98:000010010a98_NS f90027ea O EL1h_n : STR x10,[sp,#0x48] +8498 clk cpu0 MW8 03700668:000000f00668_NS ffffffff_fffff000 +8499 clk cpu0 IT (8463) 00010a9c:000010010a9c_NS 9402506f O EL1h_n : BL 0xa4c58 +8499 clk cpu0 R X30 0000000000010AA0 +8499 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0062 INVAL 0x000010090c40 +8499 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0062 ALLOC 0x0000100a4c40_NS +8499 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1310 ALLOC 0x0000100a4c40_NS +8500 clk cpu0 IT (8464) 000a4c58:0000100a4c58_NS f100043f O EL1h_n : CMP x1,#1 +8500 clk cpu0 R cpsr 820003c5 +8501 clk cpu0 IT (8465) 000a4c5c:0000100a4c5c_NS 5400014b O EL1h_n : B.LT 0xa4c84 +8501 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0065 INVAL 0x000010020c80_NS +8501 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0065 ALLOC 0x0000100a4c80_NS +8501 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1321 ALLOC 0x0000100a4c80_NS +8502 clk cpu0 IT (8466) 000a4c84:0000100a4c84_NS aa0003e1 O EL1h_n : MOV x1,x0 +8502 clk cpu0 R X1 0000000023002000 +8503 clk cpu0 IT (8467) 000a4c88:0000100a4c88_NS d28000e0 O EL1h_n : MOV x0,#7 +8503 clk cpu0 R X0 0000000000000007 +8504 clk cpu0 IT (8468) 000a4c8c:0000100a4c8c_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +8504 clk cpu0 R X0 0000000000008007 +8505 clk cpu0 IT (8469) 000a4c90:0000100a4c90_NS f2a005a0 O EL1h_n : MOVK x0,#0x2d,LSL #16 +8505 clk cpu0 R X0 00000000002D8007 +8506 clk cpu0 IT (8470) 000a4c94:0000100a4c94_NS d40000e1 O EL1h_n : SVC #7 +8506 clk cpu0 E 000a4c94:0000100a4c94_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8506 clk cpu0 R cpsr 820003c5 +8506 clk cpu0 R PMBIDR_EL1 00000030 +8506 clk cpu0 R ESR_EL1 56000007 +8506 clk cpu0 R SPSR_EL1 820003c5 +8506 clk cpu0 R TRBIDR_EL1 000000000000002b +8506 clk cpu0 R ELR_EL1 00000000000a4c98 +8507 clk cpu0 IT (8471) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8508 clk cpu0 IT (8472) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8508 clk cpu0 R SP_EL1 0000000003700520 +8509 clk cpu0 IT (8473) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8509 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002d8007 +8509 clk cpu0 MW8 03700528:000000f00528_NS 00000000_23002000 +8510 clk cpu0 IT (8474) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8510 clk cpu0 R X0 0000000056000007 +8511 clk cpu0 IT (8475) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8511 clk cpu0 R X1 0000000000000015 +8512 clk cpu0 IT (8476) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8512 clk cpu0 R cpsr 620003c5 +8513 clk cpu0 IT (8477) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8514 clk cpu0 IT (8478) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8514 clk cpu0 R X1 0000000000000007 +8515 clk cpu0 IT (8479) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8515 clk cpu0 R cpsr 220003c5 +8516 clk cpu0 IS (8480) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8517 clk cpu0 IT (8481) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8517 clk cpu0 R cpsr 820003c5 +8518 clk cpu0 IS (8482) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8519 clk cpu0 IT (8483) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8519 clk cpu0 R cpsr 820003c5 +8520 clk cpu0 IS (8484) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8521 clk cpu0 IT (8485) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8521 clk cpu0 R cpsr 620003c5 +8522 clk cpu0 IT (8486) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8523 clk cpu0 IT (8487) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8523 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002d8007 +8523 clk cpu0 MR8 03700528:000000f00528_NS 00000000_23002000 +8523 clk cpu0 R X0 00000000002D8007 +8523 clk cpu0 R X1 0000000023002000 +8524 clk cpu0 IT (8488) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8524 clk cpu0 R SP_EL1 0000000003700620 +8525 clk cpu0 IT (8489) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +8525 clk cpu0 R cpsr 220003c5 +8526 clk cpu0 IT (8490) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +8527 clk cpu0 IT (8491) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +8527 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +8527 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000fffe0 +8527 clk cpu0 R SP_EL1 0000000003700610 +8528 clk cpu0 IT (8492) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8528 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002d8007 +8528 clk cpu0 MW8 03700608:000000f00608_NS 00000000_23002000 +8528 clk cpu0 R SP_EL1 0000000003700600 +8529 clk cpu0 IT (8493) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +8529 clk cpu0 R X5 0000000000000000 +8530 clk cpu0 IT (8494) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +8530 clk cpu0 R X1 0000000000000000 +8531 clk cpu0 IT (8495) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +8531 clk cpu0 R cpsr 820003c5 +8532 clk cpu0 IT (8496) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8532 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002d8007 +8532 clk cpu0 MR8 03700608:000000f00608_NS 00000000_23002000 +8532 clk cpu0 R SP_EL1 0000000003700610 +8532 clk cpu0 R X0 00000000002D8007 +8532 clk cpu0 R X1 0000000023002000 +8533 clk cpu0 IT (8497) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +8534 clk cpu0 IT (8498) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +8534 clk cpu0 MW8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8534 clk cpu0 MW8 03700608:000000f00608_NS 0001ffff_fe000000 +8534 clk cpu0 R SP_EL1 0000000003700600 +8535 clk cpu0 IT (8499) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +8535 clk cpu0 R X6 0000000000000001 +8536 clk cpu0 IT (8500) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +8536 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +8536 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +8536 clk cpu0 R SP_EL1 00000000037005F0 +8537 clk cpu0 IT (8501) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8537 clk cpu0 MW8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8537 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00010aa0 +8537 clk cpu0 R SP_EL1 00000000037005E0 +8538 clk cpu0 IT (8502) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +8538 clk cpu0 R X3 0000000000000000 +8539 clk cpu0 IT (8503) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +8539 clk cpu0 R cpsr 820003c5 +8540 clk cpu0 IS (8504) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +8541 clk cpu0 IT (8505) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +8541 clk cpu0 R X3 0000000000000000 +8542 clk cpu0 IT (8506) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +8542 clk cpu0 R cpsr 820003c5 +8543 clk cpu0 IS (8507) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +8544 clk cpu0 IT (8508) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +8544 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +8544 clk cpu0 R X2 0000000000035A00 +8544 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 CLEAN 0x00001084c400_NS +8544 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 INVAL 0x00001084c400_NS +8544 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0021 ALLOC 0x000010040400_NS +8544 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 ALLOC 0x00001084c400_NS +8544 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0105 ALLOC 0x000010040400_NS +8545 clk cpu0 IT (8509) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +8546 clk cpu0 IT (8510) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +8546 clk cpu0 R X3 000000000000005B +8547 clk cpu0 IT (8511) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +8547 clk cpu0 R X3 000000000000005B +8548 clk cpu0 IT (8512) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +8548 clk cpu0 R X3 00000000000002D8 +8549 clk cpu0 IT (8513) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +8549 clk cpu0 R X2 0000000000035CD8 +8550 clk cpu0 IT (8514) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +8550 clk cpu0 MR8 00035cd8:000010035cd8_NS 00000000_00036e30 +8550 clk cpu0 R X4 0000000000036E30 +8550 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00e6 ALLOC 0x000010035cc0_NS +8550 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1730 ALLOC 0x000010035cc0_NS +8551 clk cpu0 IT (8515) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +8551 clk cpu0 R cpsr 82000bc5 +8551 clk cpu0 R X30 0000000000035990 +8551 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0171 ALLOC 0x000010036e00_NS +8551 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1b80 ALLOC 0x000010036e00_NS +8552 clk cpu0 IT (8516) 00036e30:000010036e30_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8552 clk cpu0 MW8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8552 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +8552 clk cpu0 R cpsr 820003c5 +8552 clk cpu0 R SP_EL1 00000000037005D0 +8553 clk cpu0 IT (8517) 00036e34:000010036e34_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8553 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_002d8007 +8553 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_23002000 +8553 clk cpu0 R SP_EL1 00000000037005C0 +8554 clk cpu0 IT (8518) 00036e38:000010036e38_NS d503201f O EL1h_n : NOP +8555 clk cpu0 IT (8519) 00036e3c:000010036e3c_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8555 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_002d8007 +8555 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_23002000 +8555 clk cpu0 R SP_EL1 00000000037005D0 +8555 clk cpu0 R X0 00000000002D8007 +8555 clk cpu0 R X1 0000000023002000 +8555 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0173 INVAL 0x00001003ae40_NS +8555 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0173 ALLOC 0x000010036e40_NS +8555 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1b90 ALLOC 0x000010036e40_NS +8556 clk cpu0 IT (8520) 00036e40:000010036e40_NS d5189b41 O EL1h_n : MSR s3_0_c9_c11_2,x1 +8556 clk cpu0 R TRBBASER_EL1 00000000:23002000 +8557 clk cpu0 IT (8521) 00036e44:000010036e44_NS d5033fdf O EL1h_n : ISB +8557 clk cpu0 R PMBIDR_EL1 00000030 +8557 clk cpu0 R TRBBASER_EL1 0000000023002000 +8557 clk cpu0 R TRBIDR_EL1 000000000000002b +8558 clk cpu0 IT (8522) 00036e48:000010036e48_NS d503201f O EL1h_n : NOP +8559 clk cpu0 IT (8523) 00036e4c:000010036e4c_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8559 clk cpu0 MR8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8559 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +8559 clk cpu0 R SP_EL1 00000000037005E0 +8559 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8559 clk cpu0 R X30 0000000000035990 +8560 clk cpu0 IT (8524) 00036e50:000010036e50_NS d65f03c0 O EL1h_n : RET +8561 clk cpu0 IT (8525) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8561 clk cpu0 MR8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8561 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00010aa0 +8561 clk cpu0 R SP_EL1 00000000037005F0 +8561 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8561 clk cpu0 R X30 0000000000010AA0 +8562 clk cpu0 IT (8526) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +8562 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +8562 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +8562 clk cpu0 R SP_EL1 0000000003700600 +8562 clk cpu0 R X2 0000000000000001 +8562 clk cpu0 R X3 0000000000000001 +8563 clk cpu0 IT (8527) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +8563 clk cpu0 MR8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8563 clk cpu0 MR8 03700608:000000f00608_NS 0001ffff_fe000000 +8563 clk cpu0 R SP_EL1 0000000003700610 +8563 clk cpu0 R X6 E7FFE7FFE7FFE7FF +8563 clk cpu0 R X7 0001FFFFFE000000 +8564 clk cpu0 IT (8528) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +8564 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +8564 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000fffe0 +8564 clk cpu0 R SP_EL1 0000000003700620 +8564 clk cpu0 R X4 0000000000000000 +8564 clk cpu0 R X5 00000000000FFFE0 +8565 clk cpu0 IT (8529) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +8565 clk cpu0 R cpsr 820003c5 +8565 clk cpu0 R PMBIDR_EL1 00000030 +8565 clk cpu0 R TRBIDR_EL1 000000000000002b +8566 clk cpu0 IT (8530) 000a4c98:0000100a4c98_NS d65f03c0 O EL1h_n : RET +8567 clk cpu0 IT (8531) 00010aa0:000010010aa0_NS f9406be8 O EL1h_n : LDR x8,[sp,#0xd0] +8567 clk cpu0 MR8 037006f0:000000f006f0_NS 00000000_23002000 +8567 clk cpu0 R X8 0000000023002000 +8568 clk cpu0 IT (8532) 00010aa4:000010010aa4_NS f94027e9 O EL1h_n : LDR x9,[sp,#0x48] +8568 clk cpu0 MR8 03700668:000000f00668_NS ffffffff_fffff000 +8568 clk cpu0 R X9 FFFFFFFFFFFFF000 +8569 clk cpu0 IT (8533) 00010aa8:000010010aa8_NS 8a090100 O EL1h_n : AND x0,x8,x9 +8569 clk cpu0 R X0 0000000023002000 +8570 clk cpu0 IT (8534) 00010aac:000010010aac_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +8570 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8570 clk cpu0 R X8 0000000003700790 +8571 clk cpu0 IT (8535) 00010ab0:000010010ab0_NS f9400501 O EL1h_n : LDR x1,[x8,#8] +8571 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +8571 clk cpu0 R X1 0000000000000000 +8572 clk cpu0 IT (8536) 00010ab4:000010010ab4_NS f9400102 O EL1h_n : LDR x2,[x8,#0] +8572 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8572 clk cpu0 R X2 0000000000000001 +8573 clk cpu0 IT (8537) 00010ab8:000010010ab8_NS 9402504e O EL1h_n : BL 0xa4bf0 +8573 clk cpu0 R X30 0000000000010ABC +8573 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005f ALLOC 0x0000100a4bc0_NS +8573 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 12f0 ALLOC 0x0000100a4bc0_NS +8574 clk cpu0 IT (8538) 000a4bf0:0000100a4bf0_NS f100043f O EL1h_n : CMP x1,#1 +8574 clk cpu0 R cpsr 820003c5 +8575 clk cpu0 IT (8539) 000a4bf4:0000100a4bf4_NS 5400014b O EL1h_n : B.LT 0xa4c1c +8575 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0061 INVAL 0x000010018c00_NS +8575 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0061 ALLOC 0x0000100a4c00_NS +8575 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1300 ALLOC 0x0000100a4c00_NS +8576 clk cpu0 IT (8540) 000a4c1c:0000100a4c1c_NS aa0003e1 O EL1h_n : MOV x1,x0 +8576 clk cpu0 R X1 0000000023002000 +8577 clk cpu0 IT (8541) 000a4c20:0000100a4c20_NS d28000e0 O EL1h_n : MOV x0,#7 +8577 clk cpu0 R X0 0000000000000007 +8578 clk cpu0 IT (8542) 000a4c24:0000100a4c24_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +8578 clk cpu0 R X0 0000000000008007 +8579 clk cpu0 IT (8543) 000a4c28:0000100a4c28_NS f2a00580 O EL1h_n : MOVK x0,#0x2c,LSL #16 +8579 clk cpu0 R X0 00000000002C8007 +8580 clk cpu0 IT (8544) 000a4c2c:0000100a4c2c_NS d40000e1 O EL1h_n : SVC #7 +8580 clk cpu0 E 000a4c2c:0000100a4c2c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8580 clk cpu0 R cpsr 820003c5 +8580 clk cpu0 R PMBIDR_EL1 00000030 +8580 clk cpu0 R ESR_EL1 56000007 +8580 clk cpu0 R SPSR_EL1 820003c5 +8580 clk cpu0 R TRBIDR_EL1 000000000000002b +8580 clk cpu0 R ELR_EL1 00000000000a4c30 +8581 clk cpu0 IT (8545) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8582 clk cpu0 IT (8546) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8582 clk cpu0 R SP_EL1 0000000003700520 +8583 clk cpu0 IT (8547) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8583 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002c8007 +8583 clk cpu0 MW8 03700528:000000f00528_NS 00000000_23002000 +8584 clk cpu0 IT (8548) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8584 clk cpu0 R X0 0000000056000007 +8585 clk cpu0 IT (8549) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8585 clk cpu0 R X1 0000000000000015 +8586 clk cpu0 IT (8550) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8586 clk cpu0 R cpsr 620003c5 +8587 clk cpu0 IT (8551) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8588 clk cpu0 IT (8552) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8588 clk cpu0 R X1 0000000000000007 +8589 clk cpu0 IT (8553) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8589 clk cpu0 R cpsr 220003c5 +8590 clk cpu0 IS (8554) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8591 clk cpu0 IT (8555) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8591 clk cpu0 R cpsr 820003c5 +8592 clk cpu0 IS (8556) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8593 clk cpu0 IT (8557) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8593 clk cpu0 R cpsr 820003c5 +8594 clk cpu0 IS (8558) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8595 clk cpu0 IT (8559) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8595 clk cpu0 R cpsr 620003c5 +8596 clk cpu0 IT (8560) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8597 clk cpu0 IT (8561) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8597 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002c8007 +8597 clk cpu0 MR8 03700528:000000f00528_NS 00000000_23002000 +8597 clk cpu0 R X0 00000000002C8007 +8597 clk cpu0 R X1 0000000023002000 +8598 clk cpu0 IT (8562) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8598 clk cpu0 R SP_EL1 0000000003700620 +8599 clk cpu0 IT (8563) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +8599 clk cpu0 R cpsr 220003c5 +8600 clk cpu0 IT (8564) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +8601 clk cpu0 IT (8565) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +8601 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +8601 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000fffe0 +8601 clk cpu0 R SP_EL1 0000000003700610 +8602 clk cpu0 IT (8566) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8602 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002c8007 +8602 clk cpu0 MW8 03700608:000000f00608_NS 00000000_23002000 +8602 clk cpu0 R SP_EL1 0000000003700600 +8603 clk cpu0 IT (8567) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +8603 clk cpu0 R X5 0000000000000000 +8604 clk cpu0 IT (8568) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +8604 clk cpu0 R X1 0000000000000000 +8605 clk cpu0 IT (8569) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +8605 clk cpu0 R cpsr 820003c5 +8606 clk cpu0 IT (8570) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8606 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002c8007 +8606 clk cpu0 MR8 03700608:000000f00608_NS 00000000_23002000 +8606 clk cpu0 R SP_EL1 0000000003700610 +8606 clk cpu0 R X0 00000000002C8007 +8606 clk cpu0 R X1 0000000023002000 +8607 clk cpu0 IT (8571) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +8608 clk cpu0 IT (8572) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +8608 clk cpu0 MW8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8608 clk cpu0 MW8 03700608:000000f00608_NS 0001ffff_fe000000 +8608 clk cpu0 R SP_EL1 0000000003700600 +8609 clk cpu0 IT (8573) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +8609 clk cpu0 R X6 0000000000000001 +8610 clk cpu0 IT (8574) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +8610 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +8610 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +8610 clk cpu0 R SP_EL1 00000000037005F0 +8611 clk cpu0 IT (8575) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8611 clk cpu0 MW8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8611 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00010abc +8611 clk cpu0 R SP_EL1 00000000037005E0 +8612 clk cpu0 IT (8576) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +8612 clk cpu0 R X3 0000000000000000 +8613 clk cpu0 IT (8577) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +8613 clk cpu0 R cpsr 820003c5 +8614 clk cpu0 IS (8578) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +8615 clk cpu0 IT (8579) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +8615 clk cpu0 R X3 0000000000000000 +8616 clk cpu0 IT (8580) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +8616 clk cpu0 R cpsr 820003c5 +8617 clk cpu0 IS (8581) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +8618 clk cpu0 IT (8582) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +8618 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +8618 clk cpu0 R X2 0000000000035A00 +8619 clk cpu0 IT (8583) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +8620 clk cpu0 IT (8584) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +8620 clk cpu0 R X3 0000000000000059 +8621 clk cpu0 IT (8585) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +8621 clk cpu0 R X3 0000000000000059 +8622 clk cpu0 IT (8586) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +8622 clk cpu0 R X3 00000000000002C8 +8623 clk cpu0 IT (8587) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +8623 clk cpu0 R X2 0000000000035CC8 +8624 clk cpu0 IT (8588) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +8624 clk cpu0 MR8 00035cc8:000010035cc8_NS 00000000_00036df8 +8624 clk cpu0 R X4 0000000000036DF8 +8625 clk cpu0 IT (8589) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +8625 clk cpu0 R cpsr 82000bc5 +8625 clk cpu0 R X30 0000000000035990 +8625 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016e ALLOC 0x000010036dc0_NS +8625 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1b70 ALLOC 0x000010036dc0_NS +8626 clk cpu0 IT (8590) 00036df8:000010036df8_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8626 clk cpu0 MW8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8626 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +8626 clk cpu0 R cpsr 820003c5 +8626 clk cpu0 R SP_EL1 00000000037005D0 +8627 clk cpu0 IT (8591) 00036dfc:000010036dfc_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8627 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_002c8007 +8627 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_23002000 +8627 clk cpu0 R SP_EL1 00000000037005C0 +8628 clk cpu0 IT (8592) 00036e00:000010036e00_NS d503201f O EL1h_n : NOP +8629 clk cpu0 IT (8593) 00036e04:000010036e04_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8629 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_002c8007 +8629 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_23002000 +8629 clk cpu0 R SP_EL1 00000000037005D0 +8629 clk cpu0 R X0 00000000002C8007 +8629 clk cpu0 R X1 0000000023002000 +8630 clk cpu0 IT (8594) 00036e08:000010036e08_NS d5189b21 O EL1h_n : MSR s3_0_c9_c11_1,x1 +8630 clk cpu0 R TRBPTR_EL1 00000000:23002000 +8631 clk cpu0 IT (8595) 00036e0c:000010036e0c_NS d5033fdf O EL1h_n : ISB +8631 clk cpu0 R PMBIDR_EL1 00000030 +8631 clk cpu0 R TRBPTR_EL1 0000000023002000 +8631 clk cpu0 R TRBIDR_EL1 000000000000002b +8632 clk cpu0 IT (8596) 00036e10:000010036e10_NS d503201f O EL1h_n : NOP +8633 clk cpu0 IT (8597) 00036e14:000010036e14_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8633 clk cpu0 MR8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8633 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +8633 clk cpu0 R SP_EL1 00000000037005E0 +8633 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8633 clk cpu0 R X30 0000000000035990 +8634 clk cpu0 IT (8598) 00036e18:000010036e18_NS d65f03c0 O EL1h_n : RET +8635 clk cpu0 IT (8599) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8635 clk cpu0 MR8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8635 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00010abc +8635 clk cpu0 R SP_EL1 00000000037005F0 +8635 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8635 clk cpu0 R X30 0000000000010ABC +8636 clk cpu0 IT (8600) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +8636 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +8636 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +8636 clk cpu0 R SP_EL1 0000000003700600 +8636 clk cpu0 R X2 0000000000000001 +8636 clk cpu0 R X3 0000000000000001 +8637 clk cpu0 IT (8601) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +8637 clk cpu0 MR8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8637 clk cpu0 MR8 03700608:000000f00608_NS 0001ffff_fe000000 +8637 clk cpu0 R SP_EL1 0000000003700610 +8637 clk cpu0 R X6 E7FFE7FFE7FFE7FF +8637 clk cpu0 R X7 0001FFFFFE000000 +8638 clk cpu0 IT (8602) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +8638 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +8638 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000fffe0 +8638 clk cpu0 R SP_EL1 0000000003700620 +8638 clk cpu0 R X4 0000000000000000 +8638 clk cpu0 R X5 00000000000FFFE0 +8639 clk cpu0 IT (8603) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +8639 clk cpu0 R cpsr 820003c5 +8639 clk cpu0 R PMBIDR_EL1 00000030 +8639 clk cpu0 R TRBIDR_EL1 000000000000002b +8640 clk cpu0 IT (8604) 000a4c30:0000100a4c30_NS d65f03c0 O EL1h_n : RET +8641 clk cpu0 IT (8605) 00010abc:000010010abc_NS f9406be8 O EL1h_n : LDR x8,[sp,#0xd0] +8641 clk cpu0 MR8 037006f0:000000f006f0_NS 00000000_23002000 +8641 clk cpu0 R X8 0000000023002000 +8641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0057 ALLOC 0x000010010ac0_NS +8641 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02b2 ALLOC 0x000010010ac0_NS +8642 clk cpu0 IT (8606) 00010ac0:000010010ac0_NS f94027e9 O EL1h_n : LDR x9,[sp,#0x48] +8642 clk cpu0 MR8 03700668:000000f00668_NS ffffffff_fffff000 +8642 clk cpu0 R X9 FFFFFFFFFFFFF000 +8643 clk cpu0 IT (8607) 00010ac4:000010010ac4_NS 8a090108 O EL1h_n : AND x8,x8,x9 +8643 clk cpu0 R X8 0000000023002000 +8644 clk cpu0 IT (8608) 00010ac8:000010010ac8_NS d280032a O EL1h_n : MOV x10,#0x19 +8644 clk cpu0 R X10 0000000000000019 +8645 clk cpu0 IT (8609) 00010acc:000010010acc_NS f2a0200a O EL1h_n : MOVK x10,#0x100,LSL #16 +8645 clk cpu0 R X10 0000000001000019 +8646 clk cpu0 IT (8610) 00010ad0:000010010ad0_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +8646 clk cpu0 R X8 0000000024002019 +8647 clk cpu0 IT (8611) 00010ad4:000010010ad4_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +8647 clk cpu0 MW4 037007b8:000000f007b8_NS 24002019 +8648 clk cpu0 IT (8612) 00010ad8:000010010ad8_NS b9819be0 O EL1h_n : LDRSW x0,[sp,#0x198] +8648 clk cpu0 MR4 037007b8:000000f007b8_NS 24002019 +8648 clk cpu0 R X0 0000000024002019 +8649 clk cpu0 IT (8613) 00010adc:000010010adc_NS f9405fea O EL1h_n : LDR x10,[sp,#0xb8] +8649 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8649 clk cpu0 R X10 0000000003700790 +8650 clk cpu0 IT (8614) 00010ae0:000010010ae0_NS f9400541 O EL1h_n : LDR x1,[x10,#8] +8650 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +8650 clk cpu0 R X1 0000000000000000 +8651 clk cpu0 IT (8615) 00010ae4:000010010ae4_NS f9400142 O EL1h_n : LDR x2,[x10,#0] +8651 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8651 clk cpu0 R X2 0000000000000001 +8652 clk cpu0 IT (8616) 00010ae8:000010010ae8_NS 94025028 O EL1h_n : BL 0xa4b88 +8652 clk cpu0 R X30 0000000000010AEC +8652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005d ALLOC 0x0000100a4b80_NS +8652 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 12e0 ALLOC 0x0000100a4b80_NS +8653 clk cpu0 IT (8617) 000a4b88:0000100a4b88_NS f100043f O EL1h_n : CMP x1,#1 +8653 clk cpu0 R cpsr 820003c5 +8654 clk cpu0 IT (8618) 000a4b8c:0000100a4b8c_NS 5400014b O EL1h_n : B.LT 0xa4bb4 +8655 clk cpu0 IT (8619) 000a4bb4:0000100a4bb4_NS aa0003e1 O EL1h_n : MOV x1,x0 +8655 clk cpu0 R X1 0000000024002019 +8656 clk cpu0 IT (8620) 000a4bb8:0000100a4bb8_NS d28000e0 O EL1h_n : MOV x0,#7 +8656 clk cpu0 R X0 0000000000000007 +8657 clk cpu0 IT (8621) 000a4bbc:0000100a4bbc_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +8657 clk cpu0 R X0 0000000000008007 +8658 clk cpu0 IT (8622) 000a4bc0:0000100a4bc0_NS f2a00560 O EL1h_n : MOVK x0,#0x2b,LSL #16 +8658 clk cpu0 R X0 00000000002B8007 +8659 clk cpu0 IT (8623) 000a4bc4:0000100a4bc4_NS d40000e1 O EL1h_n : SVC #7 +8659 clk cpu0 E 000a4bc4:0000100a4bc4_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8659 clk cpu0 R cpsr 820003c5 +8659 clk cpu0 R PMBIDR_EL1 00000030 +8659 clk cpu0 R ESR_EL1 56000007 +8659 clk cpu0 R SPSR_EL1 820003c5 +8659 clk cpu0 R TRBIDR_EL1 000000000000002b +8659 clk cpu0 R ELR_EL1 00000000000a4bc8 +8660 clk cpu0 IT (8624) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8661 clk cpu0 IT (8625) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8661 clk cpu0 R SP_EL1 0000000003700520 +8662 clk cpu0 IT (8626) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8662 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002b8007 +8662 clk cpu0 MW8 03700528:000000f00528_NS 00000000_24002019 +8663 clk cpu0 IT (8627) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8663 clk cpu0 R X0 0000000056000007 +8664 clk cpu0 IT (8628) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8664 clk cpu0 R X1 0000000000000015 +8665 clk cpu0 IT (8629) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8665 clk cpu0 R cpsr 620003c5 +8666 clk cpu0 IT (8630) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8667 clk cpu0 IT (8631) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8667 clk cpu0 R X1 0000000000000007 +8668 clk cpu0 IT (8632) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8668 clk cpu0 R cpsr 220003c5 +8669 clk cpu0 IS (8633) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8670 clk cpu0 IT (8634) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8670 clk cpu0 R cpsr 820003c5 +8671 clk cpu0 IS (8635) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8672 clk cpu0 IT (8636) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8672 clk cpu0 R cpsr 820003c5 +8673 clk cpu0 IS (8637) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8674 clk cpu0 IT (8638) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8674 clk cpu0 R cpsr 620003c5 +8675 clk cpu0 IT (8639) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8676 clk cpu0 IT (8640) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8676 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002b8007 +8676 clk cpu0 MR8 03700528:000000f00528_NS 00000000_24002019 +8676 clk cpu0 R X0 00000000002B8007 +8676 clk cpu0 R X1 0000000024002019 +8677 clk cpu0 IT (8641) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8677 clk cpu0 R SP_EL1 0000000003700620 +8678 clk cpu0 IT (8642) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +8678 clk cpu0 R cpsr 220003c5 +8679 clk cpu0 IT (8643) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +8680 clk cpu0 IT (8644) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +8680 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +8680 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000fffe0 +8680 clk cpu0 R SP_EL1 0000000003700610 +8681 clk cpu0 IT (8645) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8681 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002b8007 +8681 clk cpu0 MW8 03700608:000000f00608_NS 00000000_24002019 +8681 clk cpu0 R SP_EL1 0000000003700600 +8682 clk cpu0 IT (8646) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +8682 clk cpu0 R X5 0000000000000000 +8683 clk cpu0 IT (8647) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +8683 clk cpu0 R X1 0000000000000000 +8684 clk cpu0 IT (8648) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +8684 clk cpu0 R cpsr 820003c5 +8685 clk cpu0 IT (8649) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8685 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002b8007 +8685 clk cpu0 MR8 03700608:000000f00608_NS 00000000_24002019 +8685 clk cpu0 R SP_EL1 0000000003700610 +8685 clk cpu0 R X0 00000000002B8007 +8685 clk cpu0 R X1 0000000024002019 +8686 clk cpu0 IT (8650) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +8687 clk cpu0 IT (8651) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +8687 clk cpu0 MW8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8687 clk cpu0 MW8 03700608:000000f00608_NS 0001ffff_fe000000 +8687 clk cpu0 R SP_EL1 0000000003700600 +8688 clk cpu0 IT (8652) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +8688 clk cpu0 R X6 0000000000000001 +8689 clk cpu0 IT (8653) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +8689 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +8689 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +8689 clk cpu0 R SP_EL1 00000000037005F0 +8690 clk cpu0 IT (8654) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8690 clk cpu0 MW8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8690 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00010aec +8690 clk cpu0 R SP_EL1 00000000037005E0 +8691 clk cpu0 IT (8655) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +8691 clk cpu0 R X3 0000000000000000 +8692 clk cpu0 IT (8656) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +8692 clk cpu0 R cpsr 820003c5 +8693 clk cpu0 IS (8657) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +8694 clk cpu0 IT (8658) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +8694 clk cpu0 R X3 0000000000000000 +8695 clk cpu0 IT (8659) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +8695 clk cpu0 R cpsr 820003c5 +8696 clk cpu0 IS (8660) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +8697 clk cpu0 IT (8661) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +8697 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +8697 clk cpu0 R X2 0000000000035A00 +8698 clk cpu0 IT (8662) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +8699 clk cpu0 IT (8663) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +8699 clk cpu0 R X3 0000000000000057 +8700 clk cpu0 IT (8664) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +8700 clk cpu0 R X3 0000000000000057 +8701 clk cpu0 IT (8665) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +8701 clk cpu0 R X3 00000000000002B8 +8702 clk cpu0 IT (8666) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +8702 clk cpu0 R X2 0000000000035CB8 +8703 clk cpu0 IT (8667) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +8703 clk cpu0 MR8 00035cb8:000010035cb8_NS 00000000_00036dc0 +8703 clk cpu0 R X4 0000000000036DC0 +8703 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00e4 ALLOC 0x000010035c80_NS +8703 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1720 ALLOC 0x000010035c80_NS +8704 clk cpu0 IT (8668) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +8704 clk cpu0 R cpsr 82000bc5 +8704 clk cpu0 R X30 0000000000035990 +8705 clk cpu0 IT (8669) 00036dc0:000010036dc0_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8705 clk cpu0 MW8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8705 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +8705 clk cpu0 R cpsr 820003c5 +8705 clk cpu0 R SP_EL1 00000000037005D0 +8706 clk cpu0 IT (8670) 00036dc4:000010036dc4_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8706 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_002b8007 +8706 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_24002019 +8706 clk cpu0 R SP_EL1 00000000037005C0 +8707 clk cpu0 IT (8671) 00036dc8:000010036dc8_NS d503201f O EL1h_n : NOP +8708 clk cpu0 IT (8672) 00036dcc:000010036dcc_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8708 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_002b8007 +8708 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_24002019 +8708 clk cpu0 R SP_EL1 00000000037005D0 +8708 clk cpu0 R X0 00000000002B8007 +8708 clk cpu0 R X1 0000000024002019 +8709 clk cpu0 IT (8673) 00036dd0:000010036dd0_NS d5189b01 O EL1h_n : MSR s3_0_c9_c11_0,x1 +8709 clk cpu0 R TRBLIMITR_EL1 00000000:24002019 +8710 clk cpu0 IT (8674) 00036dd4:000010036dd4_NS d5033fdf O EL1h_n : ISB +8710 clk cpu0 R PMBIDR_EL1 00000030 +8710 clk cpu0 R TRBLIMITR_EL1 0000000024002019 +8710 clk cpu0 R TRBIDR_EL1 000000000000002b +8711 clk cpu0 IT (8675) 00036dd8:000010036dd8_NS d503201f O EL1h_n : NOP +8712 clk cpu0 IT (8676) 00036ddc:000010036ddc_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8712 clk cpu0 MR8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8712 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +8712 clk cpu0 R SP_EL1 00000000037005E0 +8712 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8712 clk cpu0 R X30 0000000000035990 +8713 clk cpu0 IT (8677) 00036de0:000010036de0_NS d65f03c0 O EL1h_n : RET +8714 clk cpu0 IT (8678) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8714 clk cpu0 MR8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8714 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00010aec +8714 clk cpu0 R SP_EL1 00000000037005F0 +8714 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8714 clk cpu0 R X30 0000000000010AEC +8715 clk cpu0 IT (8679) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +8715 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +8715 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +8715 clk cpu0 R SP_EL1 0000000003700600 +8715 clk cpu0 R X2 0000000000000001 +8715 clk cpu0 R X3 0000000000000001 +8716 clk cpu0 IT (8680) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +8716 clk cpu0 MR8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8716 clk cpu0 MR8 03700608:000000f00608_NS 0001ffff_fe000000 +8716 clk cpu0 R SP_EL1 0000000003700610 +8716 clk cpu0 R X6 E7FFE7FFE7FFE7FF +8716 clk cpu0 R X7 0001FFFFFE000000 +8717 clk cpu0 IT (8681) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +8717 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +8717 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000fffe0 +8717 clk cpu0 R SP_EL1 0000000003700620 +8717 clk cpu0 R X4 0000000000000000 +8717 clk cpu0 R X5 00000000000FFFE0 +8718 clk cpu0 IT (8682) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +8718 clk cpu0 R cpsr 820003c5 +8718 clk cpu0 R PMBIDR_EL1 00000030 +8718 clk cpu0 R TRBIDR_EL1 000000000000002b +8719 clk cpu0 IT (8683) 000a4bc8:0000100a4bc8_NS d65f03c0 O EL1h_n : RET +8720 clk cpu0 IT (8684) 00010aec:000010010aec_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +8720 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8720 clk cpu0 R X9 0000000003700790 +8721 clk cpu0 IT (8685) 00010af0:000010010af0_NS f9400521 O EL1h_n : LDR x1,[x9,#8] +8721 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +8721 clk cpu0 R X1 0000000000000000 +8722 clk cpu0 IT (8686) 00010af4:000010010af4_NS f9400122 O EL1h_n : LDR x2,[x9,#0] +8722 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8722 clk cpu0 R X2 0000000000000001 +8723 clk cpu0 IT (8687) 00010af8:000010010af8_NS d2807fe0 O EL1h_n : MOV x0,#0x3ff +8723 clk cpu0 R X0 00000000000003FF +8724 clk cpu0 IT (8688) 00010afc:000010010afc_NS 9402508b O EL1h_n : BL 0xa4d28 +8724 clk cpu0 R X30 0000000000010B00 +8724 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0069 ALLOC 0x0000100a4d00_NS +8724 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1340 ALLOC 0x0000100a4d00_NS +8725 clk cpu0 IT (8689) 000a4d28:0000100a4d28_NS f100043f O EL1h_n : CMP x1,#1 +8725 clk cpu0 R cpsr 820003c5 +8726 clk cpu0 IT (8690) 000a4d2c:0000100a4d2c_NS 5400014b O EL1h_n : B.LT 0xa4d54 +8726 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006b ALLOC 0x0000100a4d40_NS +8726 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1350 ALLOC 0x0000100a4d40_NS +8727 clk cpu0 IT (8691) 000a4d54:0000100a4d54_NS aa0003e1 O EL1h_n : MOV x1,x0 +8727 clk cpu0 R X1 00000000000003FF +8728 clk cpu0 IT (8692) 000a4d58:0000100a4d58_NS d28000e0 O EL1h_n : MOV x0,#7 +8728 clk cpu0 R X0 0000000000000007 +8729 clk cpu0 IT (8693) 000a4d5c:0000100a4d5c_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +8729 clk cpu0 R X0 0000000000008007 +8730 clk cpu0 IT (8694) 000a4d60:0000100a4d60_NS f2a005e0 O EL1h_n : MOVK x0,#0x2f,LSL #16 +8730 clk cpu0 R X0 00000000002F8007 +8731 clk cpu0 IT (8695) 000a4d64:0000100a4d64_NS d40000e1 O EL1h_n : SVC #7 +8731 clk cpu0 E 000a4d64:0000100a4d64_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8731 clk cpu0 R cpsr 820003c5 +8731 clk cpu0 R PMBIDR_EL1 00000030 +8731 clk cpu0 R ESR_EL1 56000007 +8731 clk cpu0 R SPSR_EL1 820003c5 +8731 clk cpu0 R TRBIDR_EL1 000000000000002b +8731 clk cpu0 R ELR_EL1 00000000000a4d68 +8732 clk cpu0 IT (8696) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8733 clk cpu0 IT (8697) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8733 clk cpu0 R SP_EL1 0000000003700520 +8734 clk cpu0 IT (8698) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8734 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002f8007 +8734 clk cpu0 MW8 03700528:000000f00528_NS 00000000_000003ff +8735 clk cpu0 IT (8699) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8735 clk cpu0 R X0 0000000056000007 +8736 clk cpu0 IT (8700) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8736 clk cpu0 R X1 0000000000000015 +8737 clk cpu0 IT (8701) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8737 clk cpu0 R cpsr 620003c5 +8738 clk cpu0 IT (8702) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8739 clk cpu0 IT (8703) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8739 clk cpu0 R X1 0000000000000007 +8740 clk cpu0 IT (8704) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8740 clk cpu0 R cpsr 220003c5 +8741 clk cpu0 IS (8705) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8742 clk cpu0 IT (8706) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8742 clk cpu0 R cpsr 820003c5 +8743 clk cpu0 IS (8707) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8744 clk cpu0 IT (8708) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8744 clk cpu0 R cpsr 820003c5 +8745 clk cpu0 IS (8709) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8746 clk cpu0 IT (8710) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8746 clk cpu0 R cpsr 620003c5 +8747 clk cpu0 IT (8711) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8748 clk cpu0 IT (8712) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8748 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002f8007 +8748 clk cpu0 MR8 03700528:000000f00528_NS 00000000_000003ff +8748 clk cpu0 R X0 00000000002F8007 +8748 clk cpu0 R X1 00000000000003FF +8749 clk cpu0 IT (8713) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8749 clk cpu0 R SP_EL1 0000000003700620 +8750 clk cpu0 IT (8714) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +8750 clk cpu0 R cpsr 220003c5 +8751 clk cpu0 IT (8715) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +8752 clk cpu0 IT (8716) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +8752 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +8752 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000fffe0 +8752 clk cpu0 R SP_EL1 0000000003700610 +8753 clk cpu0 IT (8717) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8753 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002f8007 +8753 clk cpu0 MW8 03700608:000000f00608_NS 00000000_000003ff +8753 clk cpu0 R SP_EL1 0000000003700600 +8754 clk cpu0 IT (8718) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +8754 clk cpu0 R X5 0000000000000000 +8755 clk cpu0 IT (8719) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +8755 clk cpu0 R X1 0000000000000000 +8756 clk cpu0 IT (8720) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +8756 clk cpu0 R cpsr 820003c5 +8757 clk cpu0 IT (8721) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8757 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002f8007 +8757 clk cpu0 MR8 03700608:000000f00608_NS 00000000_000003ff +8757 clk cpu0 R SP_EL1 0000000003700610 +8757 clk cpu0 R X0 00000000002F8007 +8757 clk cpu0 R X1 00000000000003FF +8758 clk cpu0 IT (8722) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +8759 clk cpu0 IT (8723) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +8759 clk cpu0 MW8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8759 clk cpu0 MW8 03700608:000000f00608_NS 0001ffff_fe000000 +8759 clk cpu0 R SP_EL1 0000000003700600 +8760 clk cpu0 IT (8724) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +8760 clk cpu0 R X6 0000000000000001 +8761 clk cpu0 IT (8725) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +8761 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +8761 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +8761 clk cpu0 R SP_EL1 00000000037005F0 +8762 clk cpu0 IT (8726) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8762 clk cpu0 MW8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8762 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00010b00 +8762 clk cpu0 R SP_EL1 00000000037005E0 +8763 clk cpu0 IT (8727) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +8763 clk cpu0 R X3 0000000000000000 +8764 clk cpu0 IT (8728) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +8764 clk cpu0 R cpsr 820003c5 +8765 clk cpu0 IS (8729) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +8766 clk cpu0 IT (8730) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +8766 clk cpu0 R X3 0000000000000000 +8767 clk cpu0 IT (8731) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +8767 clk cpu0 R cpsr 820003c5 +8768 clk cpu0 IS (8732) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +8769 clk cpu0 IT (8733) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +8769 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +8769 clk cpu0 R X2 0000000000035A00 +8770 clk cpu0 IT (8734) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +8771 clk cpu0 IT (8735) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +8771 clk cpu0 R X3 000000000000005F +8772 clk cpu0 IT (8736) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +8772 clk cpu0 R X3 000000000000005F +8773 clk cpu0 IT (8737) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +8773 clk cpu0 R X3 00000000000002F8 +8774 clk cpu0 IT (8738) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +8774 clk cpu0 R X2 0000000000035CF8 +8775 clk cpu0 IT (8739) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +8775 clk cpu0 MR8 00035cf8:000010035cf8_NS 00000000_00036ea0 +8775 clk cpu0 R X4 0000000000036EA0 +8776 clk cpu0 IT (8740) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +8776 clk cpu0 R cpsr 82000bc5 +8776 clk cpu0 R X30 0000000000035990 +8776 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 INVAL 0x00001003ae80_NS +8776 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 ALLOC 0x000010036e80_NS +8776 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1ba0 ALLOC 0x000010036e80_NS +8777 clk cpu0 IT (8741) 00036ea0:000010036ea0_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8777 clk cpu0 MW8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8777 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +8777 clk cpu0 R cpsr 820003c5 +8777 clk cpu0 R SP_EL1 00000000037005D0 +8778 clk cpu0 IT (8742) 00036ea4:000010036ea4_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8778 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_002f8007 +8778 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_000003ff +8778 clk cpu0 R SP_EL1 00000000037005C0 +8779 clk cpu0 IT (8743) 00036ea8:000010036ea8_NS d503201f O EL1h_n : NOP +8780 clk cpu0 IT (8744) 00036eac:000010036eac_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8780 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_002f8007 +8780 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_000003ff +8780 clk cpu0 R SP_EL1 00000000037005D0 +8780 clk cpu0 R X0 00000000002F8007 +8780 clk cpu0 R X1 00000000000003FF +8781 clk cpu0 IT (8745) 00036eb0:000010036eb0_NS d5189b81 O EL1h_n : MSR s3_0_c9_c11_4,x1 +8781 clk cpu0 R TRBBMAR_EL1 00000000:000003ff +8782 clk cpu0 IT (8746) 00036eb4:000010036eb4_NS d5033fdf O EL1h_n : ISB +8782 clk cpu0 R PMBIDR_EL1 00000030 +8782 clk cpu0 R TRBMAR_EL1 00000000000003ff +8782 clk cpu0 R TRBIDR_EL1 000000000000002b +8783 clk cpu0 IT (8747) 00036eb8:000010036eb8_NS d503201f O EL1h_n : NOP +8784 clk cpu0 IT (8748) 00036ebc:000010036ebc_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8784 clk cpu0 MR8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8784 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +8784 clk cpu0 R SP_EL1 00000000037005E0 +8784 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8784 clk cpu0 R X30 0000000000035990 +8784 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0177 ALLOC 0x000010036ec0_NS +8784 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1bb1 ALLOC 0x000010036ec0_NS +8785 clk cpu0 IT (8749) 00036ec0:000010036ec0_NS d65f03c0 O EL1h_n : RET +8786 clk cpu0 IT (8750) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8786 clk cpu0 MR8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8786 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00010b00 +8786 clk cpu0 R SP_EL1 00000000037005F0 +8786 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8786 clk cpu0 R X30 0000000000010B00 +8787 clk cpu0 IT (8751) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +8787 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +8787 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +8787 clk cpu0 R SP_EL1 0000000003700600 +8787 clk cpu0 R X2 0000000000000001 +8787 clk cpu0 R X3 0000000000000001 +8788 clk cpu0 IT (8752) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +8788 clk cpu0 MR8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8788 clk cpu0 MR8 03700608:000000f00608_NS 0001ffff_fe000000 +8788 clk cpu0 R SP_EL1 0000000003700610 +8788 clk cpu0 R X6 E7FFE7FFE7FFE7FF +8788 clk cpu0 R X7 0001FFFFFE000000 +8789 clk cpu0 IT (8753) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +8789 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +8789 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000fffe0 +8789 clk cpu0 R SP_EL1 0000000003700620 +8789 clk cpu0 R X4 0000000000000000 +8789 clk cpu0 R X5 00000000000FFFE0 +8790 clk cpu0 IT (8754) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +8790 clk cpu0 R cpsr 820003c5 +8790 clk cpu0 R PMBIDR_EL1 00000030 +8790 clk cpu0 R TRBIDR_EL1 000000000000002b +8791 clk cpu0 IT (8755) 000a4d68:0000100a4d68_NS d65f03c0 O EL1h_n : RET +8791 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0058 ALLOC 0x000010010b00_NS +8791 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02c0 ALLOC 0x000010010b00_NS +8792 clk cpu0 IT (8756) 00010b00:000010010b00_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +8792 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +8792 clk cpu0 R X9 0000000003700790 +8793 clk cpu0 IT (8757) 00010b04:000010010b04_NS f9400521 O EL1h_n : LDR x1,[x9,#8] +8793 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +8793 clk cpu0 R X1 0000000000000000 +8794 clk cpu0 IT (8758) 00010b08:000010010b08_NS f9400122 O EL1h_n : LDR x2,[x9,#0] +8794 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +8794 clk cpu0 R X2 0000000000000001 +8795 clk cpu0 IT (8759) 00010b0c:000010010b0c_NS d2800000 O EL1h_n : MOV x0,#0 +8795 clk cpu0 R X0 0000000000000000 +8796 clk cpu0 IT (8760) 00010b10:000010010b10_NS 940250a0 O EL1h_n : BL 0xa4d90 +8796 clk cpu0 R X30 0000000000010B14 +8796 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006d ALLOC 0x0000100a4d80_NS +8796 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1360 ALLOC 0x0000100a4d80_NS +8797 clk cpu0 IT (8761) 000a4d90:0000100a4d90_NS f100043f O EL1h_n : CMP x1,#1 +8797 clk cpu0 R cpsr 820003c5 +8798 clk cpu0 IT (8762) 000a4d94:0000100a4d94_NS 5400014b O EL1h_n : B.LT 0xa4dbc +8799 clk cpu0 IT (8763) 000a4dbc:0000100a4dbc_NS aa0003e1 O EL1h_n : MOV x1,x0 +8799 clk cpu0 R X1 0000000000000000 +8799 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f INVAL 0x00001001cdc0_NS +8799 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f ALLOC 0x0000100a4dc0_NS +8799 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1371 ALLOC 0x0000100a4dc0_NS +8800 clk cpu0 IT (8764) 000a4dc0:0000100a4dc0_NS d28000e0 O EL1h_n : MOV x0,#7 +8800 clk cpu0 R X0 0000000000000007 +8801 clk cpu0 IT (8765) 000a4dc4:0000100a4dc4_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +8801 clk cpu0 R X0 0000000000008007 +8802 clk cpu0 IT (8766) 000a4dc8:0000100a4dc8_NS f2a00600 O EL1h_n : MOVK x0,#0x30,LSL #16 +8802 clk cpu0 R X0 0000000000308007 +8803 clk cpu0 IT (8767) 000a4dcc:0000100a4dcc_NS d40000e1 O EL1h_n : SVC #7 +8803 clk cpu0 E 000a4dcc:0000100a4dcc_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8803 clk cpu0 R cpsr 820003c5 +8803 clk cpu0 R PMBIDR_EL1 00000030 +8803 clk cpu0 R ESR_EL1 56000007 +8803 clk cpu0 R SPSR_EL1 820003c5 +8803 clk cpu0 R TRBIDR_EL1 000000000000002b +8803 clk cpu0 R ELR_EL1 00000000000a4dd0 +8804 clk cpu0 IT (8768) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8805 clk cpu0 IT (8769) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8805 clk cpu0 R SP_EL1 0000000003700520 +8806 clk cpu0 IT (8770) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8806 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00308007 +8806 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000000 +8807 clk cpu0 IT (8771) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8807 clk cpu0 R X0 0000000056000007 +8808 clk cpu0 IT (8772) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8808 clk cpu0 R X1 0000000000000015 +8809 clk cpu0 IT (8773) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8809 clk cpu0 R cpsr 620003c5 +8810 clk cpu0 IT (8774) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8811 clk cpu0 IT (8775) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8811 clk cpu0 R X1 0000000000000007 +8812 clk cpu0 IT (8776) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8812 clk cpu0 R cpsr 220003c5 +8813 clk cpu0 IS (8777) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8814 clk cpu0 IT (8778) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8814 clk cpu0 R cpsr 820003c5 +8815 clk cpu0 IS (8779) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8816 clk cpu0 IT (8780) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8816 clk cpu0 R cpsr 820003c5 +8817 clk cpu0 IS (8781) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8818 clk cpu0 IT (8782) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8818 clk cpu0 R cpsr 620003c5 +8819 clk cpu0 IT (8783) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8820 clk cpu0 IT (8784) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8820 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00308007 +8820 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000000 +8820 clk cpu0 R X0 0000000000308007 +8820 clk cpu0 R X1 0000000000000000 +8821 clk cpu0 IT (8785) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8821 clk cpu0 R SP_EL1 0000000003700620 +8822 clk cpu0 IT (8786) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +8822 clk cpu0 R cpsr 820003c5 +8823 clk cpu0 IT (8787) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +8824 clk cpu0 IT (8788) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +8824 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +8824 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000fffe0 +8824 clk cpu0 R SP_EL1 0000000003700610 +8825 clk cpu0 IT (8789) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8825 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00308007 +8825 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00000000 +8825 clk cpu0 R SP_EL1 0000000003700600 +8826 clk cpu0 IT (8790) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +8826 clk cpu0 R X5 0000000000000000 +8827 clk cpu0 IT (8791) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +8827 clk cpu0 R X1 0000000000000000 +8828 clk cpu0 IT (8792) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +8828 clk cpu0 R cpsr 820003c5 +8829 clk cpu0 IT (8793) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8829 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00308007 +8829 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00000000 +8829 clk cpu0 R SP_EL1 0000000003700610 +8829 clk cpu0 R X0 0000000000308007 +8829 clk cpu0 R X1 0000000000000000 +8830 clk cpu0 IT (8794) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +8831 clk cpu0 IT (8795) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +8831 clk cpu0 MW8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8831 clk cpu0 MW8 03700608:000000f00608_NS 0001ffff_fe000000 +8831 clk cpu0 R SP_EL1 0000000003700600 +8832 clk cpu0 IT (8796) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +8832 clk cpu0 R X6 0000000000000001 +8833 clk cpu0 IT (8797) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +8833 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +8833 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +8833 clk cpu0 R SP_EL1 00000000037005F0 +8834 clk cpu0 IT (8798) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8834 clk cpu0 MW8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8834 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00010b14 +8834 clk cpu0 R SP_EL1 00000000037005E0 +8835 clk cpu0 IT (8799) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +8835 clk cpu0 R X3 0000000000000000 +8836 clk cpu0 IT (8800) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +8836 clk cpu0 R cpsr 820003c5 +8837 clk cpu0 IS (8801) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +8838 clk cpu0 IT (8802) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +8838 clk cpu0 R X3 0000000000000000 +8839 clk cpu0 IT (8803) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +8839 clk cpu0 R cpsr 820003c5 +8840 clk cpu0 IS (8804) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +8841 clk cpu0 IT (8805) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +8841 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +8841 clk cpu0 R X2 0000000000035A00 +8842 clk cpu0 IT (8806) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +8843 clk cpu0 IT (8807) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +8843 clk cpu0 R X3 0000000000000061 +8844 clk cpu0 IT (8808) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +8844 clk cpu0 R X3 0000000000000061 +8845 clk cpu0 IT (8809) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +8845 clk cpu0 R X3 0000000000000308 +8846 clk cpu0 IT (8810) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +8846 clk cpu0 R X2 0000000000035D08 +8847 clk cpu0 IT (8811) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +8847 clk cpu0 MR8 00035d08:000010035d08_NS 00000000_00036ed8 +8847 clk cpu0 R X4 0000000000036ED8 +8847 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00e8 ALLOC 0x000010035d00_NS +8847 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1740 ALLOC 0x000010035d00_NS +8848 clk cpu0 IT (8812) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +8848 clk cpu0 R cpsr 82000bc5 +8848 clk cpu0 R X30 0000000000035990 +8849 clk cpu0 IT (8813) 00036ed8:000010036ed8_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8849 clk cpu0 MW8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8849 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +8849 clk cpu0 R cpsr 820003c5 +8849 clk cpu0 R SP_EL1 00000000037005D0 +8850 clk cpu0 IT (8814) 00036edc:000010036edc_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +8850 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_00308007 +8850 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_00000000 +8850 clk cpu0 R SP_EL1 00000000037005C0 +8851 clk cpu0 IT (8815) 00036ee0:000010036ee0_NS d503201f O EL1h_n : NOP +8852 clk cpu0 IT (8816) 00036ee4:000010036ee4_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +8852 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_00308007 +8852 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_00000000 +8852 clk cpu0 R SP_EL1 00000000037005D0 +8852 clk cpu0 R X0 0000000000308007 +8852 clk cpu0 R X1 0000000000000000 +8853 clk cpu0 IT (8817) 00036ee8:000010036ee8_NS d5189bc1 O EL1h_n : MSR s3_0_c9_c11_6,x1 +8853 clk cpu0 R TRBTRG_EL1 00000000:00000000 +8854 clk cpu0 IT (8818) 00036eec:000010036eec_NS d5033fdf O EL1h_n : ISB +8854 clk cpu0 R PMBIDR_EL1 00000030 +8854 clk cpu0 R TRBTRG_EL1 0000000000000000 +8854 clk cpu0 R TRBIDR_EL1 000000000000002b +8855 clk cpu0 IT (8819) 00036ef0:000010036ef0_NS d503201f O EL1h_n : NOP +8856 clk cpu0 IT (8820) 00036ef4:000010036ef4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8856 clk cpu0 MR8 037005d0:000000f005d0_NS 7fff7fff_7fff7fff +8856 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +8856 clk cpu0 R SP_EL1 00000000037005E0 +8856 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8856 clk cpu0 R X30 0000000000035990 +8857 clk cpu0 IT (8821) 00036ef8:000010036ef8_NS d65f03c0 O EL1h_n : RET +8858 clk cpu0 IT (8822) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8858 clk cpu0 MR8 037005e0:000000f005e0_NS 7fff7fff_7fff7fff +8858 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00010b14 +8858 clk cpu0 R SP_EL1 00000000037005F0 +8858 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8858 clk cpu0 R X30 0000000000010B14 +8859 clk cpu0 IT (8823) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +8859 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +8859 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +8859 clk cpu0 R SP_EL1 0000000003700600 +8859 clk cpu0 R X2 0000000000000001 +8859 clk cpu0 R X3 0000000000000001 +8860 clk cpu0 IT (8824) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +8860 clk cpu0 MR8 03700600:000000f00600_NS e7ffe7ff_e7ffe7ff +8860 clk cpu0 MR8 03700608:000000f00608_NS 0001ffff_fe000000 +8860 clk cpu0 R SP_EL1 0000000003700610 +8860 clk cpu0 R X6 E7FFE7FFE7FFE7FF +8860 clk cpu0 R X7 0001FFFFFE000000 +8861 clk cpu0 IT (8825) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +8861 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +8861 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000fffe0 +8861 clk cpu0 R SP_EL1 0000000003700620 +8861 clk cpu0 R X4 0000000000000000 +8861 clk cpu0 R X5 00000000000FFFE0 +8862 clk cpu0 IT (8826) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +8862 clk cpu0 R cpsr 820003c5 +8862 clk cpu0 R PMBIDR_EL1 00000030 +8862 clk cpu0 R TRBIDR_EL1 000000000000002b +8863 clk cpu0 IT (8827) 000a4dd0:0000100a4dd0_NS d65f03c0 O EL1h_n : RET +8864 clk cpu0 IT (8828) 00010b14:000010010b14_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +8864 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +8865 clk cpu0 IT (8829) 00010b18:000010010b18_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +8865 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +8865 clk cpu0 R X2 0000000000000000 +8866 clk cpu0 IT (8830) 00010b1c:000010010b1c_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +8866 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +8866 clk cpu0 R X4 0000000000000000 +8867 clk cpu0 IT (8831) 00010b20:000010010b20_NS 52800088 O EL1h_n : MOV w8,#4 +8867 clk cpu0 R X8 0000000000000004 +8868 clk cpu0 IT (8832) 00010b24:000010010b24_NS 2a0803e0 O EL1h_n : MOV w0,w8 +8868 clk cpu0 R X0 0000000000000004 +8869 clk cpu0 IT (8833) 00010b28:000010010b28_NS 5280002b O EL1h_n : MOV w11,#1 +8869 clk cpu0 R X11 0000000000000001 +8870 clk cpu0 IT (8834) 00010b2c:000010010b2c_NS 2a0b03e1 O EL1h_n : MOV w1,w11 +8870 clk cpu0 R X1 0000000000000001 +8871 clk cpu0 IT (8835) 00010b30:000010010b30_NS 5280006c O EL1h_n : MOV w12,#3 +8871 clk cpu0 R X12 0000000000000003 +8872 clk cpu0 IT (8836) 00010b34:000010010b34_NS 2a0c03e3 O EL1h_n : MOV w3,w12 +8872 clk cpu0 R X3 0000000000000003 +8873 clk cpu0 IT (8837) 00010b38:000010010b38_NS b90047e8 O EL1h_n : STR w8,[sp,#0x44] +8873 clk cpu0 MW4 03700664:000000f00664_NS 00000004 +8874 clk cpu0 IT (8838) 00010b3c:000010010b3c_NS b90043eb O EL1h_n : STR w11,[sp,#0x40] +8874 clk cpu0 MW4 03700660:000000f00660_NS 00000001 +8874 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005b ALLOC 0x000010010b40_NS +8874 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02d1 ALLOC 0x000010010b40_NS +8875 clk cpu0 IT (8839) 00010b40:000010010b40_NS b9003fec O EL1h_n : STR w12,[sp,#0x3c] +8875 clk cpu0 MW4 0370065c:000000f0065c_NS 00000003 +8876 clk cpu0 IT (8840) 00010b44:000010010b44_NS 940233eb O EL1h_n : BL 0x9daf0 +8876 clk cpu0 R X30 0000000000010B48 +8877 clk cpu0 IT (8841) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +8877 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +8877 clk cpu0 R SP_EL1 00000000037005F0 +8878 clk cpu0 IT (8842) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +8878 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +8878 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +8879 clk cpu0 IT (8843) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +8879 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +8879 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010b48 +8880 clk cpu0 IT (8844) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +8880 clk cpu0 R X19 0000000000000000 +8881 clk cpu0 IT (8845) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +8881 clk cpu0 R cpsr 220003c5 +8882 clk cpu0 IT (8846) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +8882 clk cpu0 R X20 0000000000000004 +8883 clk cpu0 IS (8847) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +8884 clk cpu0 IT (8848) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +8884 clk cpu0 R cpsr 620003c5 +8885 clk cpu0 IT (8849) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +8886 clk cpu0 IT (8850) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +8886 clk cpu0 R X1 0000000000000004 +8887 clk cpu0 IT (8851) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +8887 clk cpu0 R X2 0000000000000000 +8888 clk cpu0 IT (8852) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +8888 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +8888 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010b48 +8888 clk cpu0 R X19 1818181818181818 +8888 clk cpu0 R X30 0000000000010B48 +8889 clk cpu0 IT (8853) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +8889 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +8889 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +8889 clk cpu0 R X20 001FFFFFFFFFFFFE +8889 clk cpu0 R X21 0000000000F00000 +8890 clk cpu0 IT (8854) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +8890 clk cpu0 R X0 0000000000000002 +8891 clk cpu0 IT (8855) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +8891 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +8891 clk cpu0 R SP_EL1 0000000003700620 +8891 clk cpu0 R X22 FFFFFFFFFFFE0003 +8892 clk cpu0 IT (8856) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +8893 clk cpu0 IT (8857) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8893 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +8893 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010b48 +8893 clk cpu0 R SP_EL1 0000000003700610 +8894 clk cpu0 IT (8858) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +8894 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8894 clk cpu0 R cpsr 620003c5 +8894 clk cpu0 R PMBIDR_EL1 00000030 +8894 clk cpu0 R ESR_EL1 5600000a +8894 clk cpu0 R SPSR_EL1 620003c5 +8894 clk cpu0 R TRBIDR_EL1 000000000000002b +8894 clk cpu0 R ELR_EL1 000000000009ef60 +8895 clk cpu0 IT (8859) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8896 clk cpu0 IT (8860) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8896 clk cpu0 R SP_EL1 0000000003700510 +8897 clk cpu0 IT (8861) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8897 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +8897 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000004 +8898 clk cpu0 IT (8862) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8898 clk cpu0 R X0 000000005600000A +8899 clk cpu0 IT (8863) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8899 clk cpu0 R X1 0000000000000015 +8900 clk cpu0 IT (8864) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8900 clk cpu0 R cpsr 620003c5 +8901 clk cpu0 IT (8865) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8902 clk cpu0 IT (8866) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8902 clk cpu0 R X1 000000000000000A +8903 clk cpu0 IT (8867) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8903 clk cpu0 R cpsr 220003c5 +8904 clk cpu0 IS (8868) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8905 clk cpu0 IT (8869) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8905 clk cpu0 R cpsr 620003c5 +8906 clk cpu0 IS (8870) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8907 clk cpu0 IT (8871) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8907 clk cpu0 R cpsr 220003c5 +8908 clk cpu0 IS (8872) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8909 clk cpu0 IT (8873) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8909 clk cpu0 R cpsr 220003c5 +8910 clk cpu0 IS (8874) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8911 clk cpu0 IT (8875) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +8911 clk cpu0 R cpsr 220003c5 +8912 clk cpu0 IS (8876) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +8913 clk cpu0 IT (8877) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +8913 clk cpu0 R cpsr 220003c5 +8914 clk cpu0 IS (8878) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +8915 clk cpu0 IT (8879) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +8915 clk cpu0 R cpsr 220003c5 +8916 clk cpu0 IS (8880) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +8917 clk cpu0 IT (8881) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +8917 clk cpu0 R cpsr 220003c5 +8918 clk cpu0 IS (8882) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +8919 clk cpu0 IT (8883) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +8919 clk cpu0 R cpsr 620003c5 +8920 clk cpu0 IT (8884) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +8921 clk cpu0 IT (8885) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8921 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +8921 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000004 +8921 clk cpu0 R X0 0000000000000002 +8921 clk cpu0 R X1 0000000000000004 +8922 clk cpu0 IT (8886) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8922 clk cpu0 R SP_EL1 0000000003700610 +8923 clk cpu0 IT (8887) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +8923 clk cpu0 R X0 0000000000000004 +8924 clk cpu0 IT (8888) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +8924 clk cpu0 R X1 0000000000000000 +8925 clk cpu0 IT (8889) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8925 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +8925 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010b48 +8925 clk cpu0 R SP_EL1 0000000003700600 +8926 clk cpu0 IT (8890) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +8926 clk cpu0 R X30 00000000000381D4 +8927 clk cpu0 IT (8891) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +8927 clk cpu0 R X9 0000000003006000 +8928 clk cpu0 IT (8892) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +8928 clk cpu0 R X8 0000000000000001 +8929 clk cpu0 IT (8893) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +8929 clk cpu0 R X9 00000000030062A0 +8930 clk cpu0 IT (8894) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +8930 clk cpu0 MR8 030062a8:0000008062a8_NS 00000000_000a10c0 +8930 clk cpu0 R X2 00000000000A10C0 +8930 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0114 ALLOC 0x000000806280_NS +8930 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 18a0 ALLOC 0x000000806280_NS +8931 clk cpu0 IT (8895) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +8931 clk cpu0 R X0 0000000000000000 +8932 clk cpu0 IT (8896) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +8932 clk cpu0 R cpsr 620007c5 +8932 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0086 ALLOC 0x0000100a10c0_NS +8932 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0430 ALLOC 0x0000100a10c0_NS +8933 clk cpu0 IT (8897) 000a10c0:0000100a10c0_NS d5110100 O EL1h_n : MSR TRCPRGCTLR,x0 +8933 clk cpu0 R cpsr 620003c5 +8933 clk cpu0 R TRCPRGCTLR 00000000:00000000 +8934 clk cpu0 IT (8898) 000a10c4:0000100a10c4_NS d5033fdf O EL1h_n : ISB +8934 clk cpu0 R PMBIDR_EL1 00000030 +8934 clk cpu0 R TRBIDR_EL1 000000000000002b +8935 clk cpu0 IT (8899) 000a10c8:0000100a10c8_NS d65f03c0 O EL1h_n : RET +8936 clk cpu0 IT (8900) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8936 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +8936 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010b48 +8936 clk cpu0 R SP_EL1 0000000003700610 +8936 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8936 clk cpu0 R X30 0000000000010B48 +8937 clk cpu0 IT (8901) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +8937 clk cpu0 R cpsr 620003c5 +8937 clk cpu0 R PMBIDR_EL1 00000030 +8937 clk cpu0 R TRBIDR_EL1 000000000000002b +8938 clk cpu0 IT (8902) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8938 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +8938 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010b48 +8938 clk cpu0 R SP_EL1 0000000003700620 +8938 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8938 clk cpu0 R X30 0000000000010B48 +8939 clk cpu0 IT (8903) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +8940 clk cpu0 IT (8904) 00010b48:000010010b48_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +8940 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +8940 clk cpu0 R X3 0000000000000000 +8941 clk cpu0 IT (8905) 00010b4c:000010010b4c_NS b94047e0 O EL1h_n : LDR w0,[sp,#0x44] +8941 clk cpu0 MR4 03700664:000000f00664_NS 00000004 +8941 clk cpu0 R X0 0000000000000004 +8942 clk cpu0 IT (8906) 00010b50:000010010b50_NS b94043e1 O EL1h_n : LDR w1,[sp,#0x40] +8942 clk cpu0 MR4 03700660:000000f00660_NS 00000001 +8942 clk cpu0 R X1 0000000000000001 +8943 clk cpu0 IT (8907) 00010b54:000010010b54_NS b9403fe2 O EL1h_n : LDR w2,[sp,#0x3c] +8943 clk cpu0 MR4 0370065c:000000f0065c_NS 00000003 +8943 clk cpu0 R X2 0000000000000003 +8944 clk cpu0 IT (8908) 00010b58:000010010b58_NS 94022ae7 O EL1h_n : BL 0x9b6f4 +8944 clk cpu0 R X30 0000000000010B5C +8945 clk cpu0 IT (8909) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +8945 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +8945 clk cpu0 R SP_EL1 0000000003700600 +8946 clk cpu0 IT (8910) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +8946 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +8946 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010b5c +8947 clk cpu0 IT (8911) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +8947 clk cpu0 R cpsr 220003c5 +8948 clk cpu0 IT (8912) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +8948 clk cpu0 R X19 0000000000000004 +8949 clk cpu0 IS (8913) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +8950 clk cpu0 IT (8914) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +8950 clk cpu0 R cpsr 620003c5 +8951 clk cpu0 IT (8915) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +8952 clk cpu0 IT (8916) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +8952 clk cpu0 R X1 0000000000000004 +8953 clk cpu0 IT (8917) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +8953 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +8953 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010b5c +8953 clk cpu0 R X19 1818181818181818 +8953 clk cpu0 R X30 0000000000010B5C +8954 clk cpu0 IT (8918) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +8954 clk cpu0 R X0 0000000000000001 +8955 clk cpu0 IT (8919) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +8955 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +8955 clk cpu0 R SP_EL1 0000000003700620 +8955 clk cpu0 R X20 001FFFFFFFFFFFFE +8956 clk cpu0 IT (8920) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +8957 clk cpu0 IT (8921) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8957 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +8957 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010b5c +8957 clk cpu0 R SP_EL1 0000000003700610 +8958 clk cpu0 IT (8922) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +8958 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +8958 clk cpu0 R cpsr 620003c5 +8958 clk cpu0 R PMBIDR_EL1 00000030 +8958 clk cpu0 R ESR_EL1 56000005 +8958 clk cpu0 R SPSR_EL1 620003c5 +8958 clk cpu0 R TRBIDR_EL1 000000000000002b +8958 clk cpu0 R ELR_EL1 000000000009ef50 +8959 clk cpu0 IT (8923) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +8960 clk cpu0 IT (8924) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +8960 clk cpu0 R SP_EL1 0000000003700510 +8961 clk cpu0 IT (8925) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +8961 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +8961 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000004 +8962 clk cpu0 IT (8926) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +8962 clk cpu0 R X0 0000000056000005 +8963 clk cpu0 IT (8927) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +8963 clk cpu0 R X1 0000000000000015 +8964 clk cpu0 IT (8928) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +8964 clk cpu0 R cpsr 620003c5 +8965 clk cpu0 IT (8929) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +8966 clk cpu0 IT (8930) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +8966 clk cpu0 R X1 0000000000000005 +8967 clk cpu0 IT (8931) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +8967 clk cpu0 R cpsr 620003c5 +8968 clk cpu0 IS (8932) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +8969 clk cpu0 IT (8933) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +8969 clk cpu0 R cpsr 820003c5 +8970 clk cpu0 IS (8934) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +8971 clk cpu0 IT (8935) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +8971 clk cpu0 R cpsr 820003c5 +8972 clk cpu0 IS (8936) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +8973 clk cpu0 IT (8937) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +8973 clk cpu0 R cpsr 820003c5 +8974 clk cpu0 IS (8938) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +8975 clk cpu0 IT (8939) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +8975 clk cpu0 R cpsr 820003c5 +8976 clk cpu0 IS (8940) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +8977 clk cpu0 IT (8941) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +8977 clk cpu0 R cpsr 820003c5 +8978 clk cpu0 IS (8942) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +8979 clk cpu0 IT (8943) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +8979 clk cpu0 R cpsr 820003c5 +8980 clk cpu0 IS (8944) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +8981 clk cpu0 IT (8945) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +8981 clk cpu0 R cpsr 620003c5 +8982 clk cpu0 IT (8946) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +8983 clk cpu0 IT (8947) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +8983 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +8983 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000004 +8983 clk cpu0 R X0 0000000000000001 +8983 clk cpu0 R X1 0000000000000004 +8984 clk cpu0 IT (8948) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +8984 clk cpu0 R SP_EL1 0000000003700610 +8985 clk cpu0 IT (8949) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +8985 clk cpu0 R X0 0000000000000004 +8986 clk cpu0 IT (8950) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +8986 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +8986 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010b5c +8986 clk cpu0 R SP_EL1 0000000003700600 +8987 clk cpu0 IT (8951) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +8987 clk cpu0 R X30 00000000000381B4 +8988 clk cpu0 IT (8952) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +8988 clk cpu0 R X9 0000000003003000 +8989 clk cpu0 IT (8953) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +8989 clk cpu0 R X8 0000000000000001 +8990 clk cpu0 IT (8954) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +8990 clk cpu0 R X9 00000000030039C8 +8991 clk cpu0 IT (8955) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +8991 clk cpu0 MR8 030039d0:0000008039d0_NS 00000000_0009f3c0 +8991 clk cpu0 R X0 000000000009F3C0 +8991 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01ce ALLOC 0x0000008039c0_NS +8991 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e70 ALLOC 0x0000008039c0_NS +8992 clk cpu0 IT (8956) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +8992 clk cpu0 R cpsr 620007c5 +8992 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019f ALLOC 0x00001009f3c0_NS +8992 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1cf0 ALLOC 0x00001009f3c0_NS +8993 clk cpu0 IT (8957) 0009f3c0:00001009f3c0_NS d5310100 O EL1h_n : MRS x0,TRCPRGCTLR +8993 clk cpu0 R cpsr 620003c5 +8993 clk cpu0 R X0 0000000000000000 +8994 clk cpu0 IT (8958) 0009f3c4:00001009f3c4_NS d65f03c0 O EL1h_n : RET +8995 clk cpu0 IT (8959) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8995 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +8995 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010b5c +8995 clk cpu0 R SP_EL1 0000000003700610 +8995 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8995 clk cpu0 R X30 0000000000010B5C +8996 clk cpu0 IT (8960) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +8996 clk cpu0 R cpsr 620003c5 +8996 clk cpu0 R PMBIDR_EL1 00000030 +8996 clk cpu0 R TRBIDR_EL1 000000000000002b +8997 clk cpu0 IT (8961) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +8997 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +8997 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010b5c +8997 clk cpu0 R SP_EL1 0000000003700620 +8997 clk cpu0 R X29 7FFF7FFF7FFF7FFF +8997 clk cpu0 R X30 0000000000010B5C +8998 clk cpu0 IT (8962) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +8999 clk cpu0 IT (8963) 00010b5c:000010010b5c_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +8999 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9000 clk cpu0 IT (8964) 00010b60:000010010b60_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9000 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9000 clk cpu0 R X8 0000000000000000 +9001 clk cpu0 IT (8965) 00010b64:000010010b64_NS b94043eb O EL1h_n : LDR w11,[sp,#0x40] +9001 clk cpu0 MR4 03700660:000000f00660_NS 00000001 +9001 clk cpu0 R X11 0000000000000001 +9002 clk cpu0 IT (8966) 00010b68:000010010b68_NS 0a0b0108 O EL1h_n : AND w8,w8,w11 +9002 clk cpu0 R X8 0000000000000000 +9003 clk cpu0 IT (8967) 00010b6c:000010010b6c_NS 34000048 O EL1h_n : CBZ w8,0x10b74 +9004 clk cpu0 IT (8968) 00010b74:000010010b74_NS 52800028 O EL1h_n : MOV w8,#1 +9004 clk cpu0 R X8 0000000000000001 +9005 clk cpu0 IT (8969) 00010b78:000010010b78_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9005 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +9006 clk cpu0 IT (8970) 00010b7c:000010010b7c_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9006 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +9006 clk cpu0 R X2 0000000000000001 +9006 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005d INVAL 0x0000100a4b80_NS +9006 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005d ALLOC 0x000010010b80_NS +9006 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02e1 ALLOC 0x000010010b80_NS +9007 clk cpu0 IT (8971) 00010b80:000010010b80_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9007 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9007 clk cpu0 R X4 0000000000000000 +9008 clk cpu0 IT (8972) 00010b84:000010010b84_NS 52800200 O EL1h_n : MOV w0,#0x10 +9008 clk cpu0 R X0 0000000000000010 +9009 clk cpu0 IT (8973) 00010b88:000010010b88_NS 2a0803e1 O EL1h_n : MOV w1,w8 +9009 clk cpu0 R X1 0000000000000001 +9010 clk cpu0 IT (8974) 00010b8c:000010010b8c_NS 52800069 O EL1h_n : MOV w9,#3 +9010 clk cpu0 R X9 0000000000000003 +9011 clk cpu0 IT (8975) 00010b90:000010010b90_NS 2a0903e3 O EL1h_n : MOV w3,w9 +9011 clk cpu0 R X3 0000000000000003 +9012 clk cpu0 IT (8976) 00010b94:000010010b94_NS b9003be8 O EL1h_n : STR w8,[sp,#0x38] +9012 clk cpu0 MW4 03700658:000000f00658_NS 00000001 +9013 clk cpu0 IT (8977) 00010b98:000010010b98_NS b90037e9 O EL1h_n : STR w9,[sp,#0x34] +9013 clk cpu0 MW4 03700654:000000f00654_NS 00000003 +9014 clk cpu0 IT (8978) 00010b9c:000010010b9c_NS 940233d5 O EL1h_n : BL 0x9daf0 +9014 clk cpu0 R X30 0000000000010BA0 +9015 clk cpu0 IT (8979) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9015 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9015 clk cpu0 R SP_EL1 00000000037005F0 +9016 clk cpu0 IT (8980) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9016 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9016 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9017 clk cpu0 IT (8981) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9017 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9017 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010ba0 +9018 clk cpu0 IT (8982) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9018 clk cpu0 R X19 0000000000000001 +9019 clk cpu0 IT (8983) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9019 clk cpu0 R cpsr 220003c5 +9020 clk cpu0 IT (8984) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9020 clk cpu0 R X20 0000000000000010 +9021 clk cpu0 IS (8985) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9022 clk cpu0 IT (8986) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9022 clk cpu0 R cpsr 620003c5 +9023 clk cpu0 IT (8987) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9024 clk cpu0 IT (8988) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9024 clk cpu0 R X1 0000000000000010 +9025 clk cpu0 IT (8989) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9025 clk cpu0 R X2 0000000000000001 +9026 clk cpu0 IT (8990) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9026 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9026 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010ba0 +9026 clk cpu0 R X19 1818181818181818 +9026 clk cpu0 R X30 0000000000010BA0 +9027 clk cpu0 IT (8991) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9027 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9027 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9027 clk cpu0 R X20 001FFFFFFFFFFFFE +9027 clk cpu0 R X21 0000000000F00000 +9028 clk cpu0 IT (8992) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9028 clk cpu0 R X0 0000000000000002 +9029 clk cpu0 IT (8993) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9029 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9029 clk cpu0 R SP_EL1 0000000003700620 +9029 clk cpu0 R X22 FFFFFFFFFFFE0003 +9030 clk cpu0 IT (8994) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9031 clk cpu0 IT (8995) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9031 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9031 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010ba0 +9031 clk cpu0 R SP_EL1 0000000003700610 +9032 clk cpu0 IT (8996) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9032 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9032 clk cpu0 R cpsr 620003c5 +9032 clk cpu0 R PMBIDR_EL1 00000030 +9032 clk cpu0 R ESR_EL1 5600000a +9032 clk cpu0 R SPSR_EL1 620003c5 +9032 clk cpu0 R TRBIDR_EL1 000000000000002b +9032 clk cpu0 R ELR_EL1 000000000009ef60 +9033 clk cpu0 IT (8997) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9034 clk cpu0 IT (8998) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9034 clk cpu0 R SP_EL1 0000000003700510 +9035 clk cpu0 IT (8999) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9035 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9035 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000010 +9036 clk cpu0 IT (9000) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9036 clk cpu0 R X0 000000005600000A +9037 clk cpu0 IT (9001) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9037 clk cpu0 R X1 0000000000000015 +9038 clk cpu0 IT (9002) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9038 clk cpu0 R cpsr 620003c5 +9039 clk cpu0 IT (9003) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9040 clk cpu0 IT (9004) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9040 clk cpu0 R X1 000000000000000A +9041 clk cpu0 IT (9005) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9041 clk cpu0 R cpsr 220003c5 +9042 clk cpu0 IS (9006) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9043 clk cpu0 IT (9007) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9043 clk cpu0 R cpsr 620003c5 +9044 clk cpu0 IS (9008) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9045 clk cpu0 IT (9009) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9045 clk cpu0 R cpsr 220003c5 +9046 clk cpu0 IS (9010) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9047 clk cpu0 IT (9011) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9047 clk cpu0 R cpsr 220003c5 +9048 clk cpu0 IS (9012) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9049 clk cpu0 IT (9013) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9049 clk cpu0 R cpsr 220003c5 +9050 clk cpu0 IS (9014) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9051 clk cpu0 IT (9015) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9051 clk cpu0 R cpsr 220003c5 +9052 clk cpu0 IS (9016) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9053 clk cpu0 IT (9017) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9053 clk cpu0 R cpsr 220003c5 +9054 clk cpu0 IS (9018) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9055 clk cpu0 IT (9019) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9055 clk cpu0 R cpsr 220003c5 +9056 clk cpu0 IS (9020) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9057 clk cpu0 IT (9021) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9057 clk cpu0 R cpsr 620003c5 +9058 clk cpu0 IT (9022) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9059 clk cpu0 IT (9023) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9059 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9059 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000010 +9059 clk cpu0 R X0 0000000000000002 +9059 clk cpu0 R X1 0000000000000010 +9060 clk cpu0 IT (9024) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9060 clk cpu0 R SP_EL1 0000000003700610 +9061 clk cpu0 IT (9025) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9061 clk cpu0 R X0 0000000000000010 +9062 clk cpu0 IT (9026) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9062 clk cpu0 R X1 0000000000000001 +9063 clk cpu0 IT (9027) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9063 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9063 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010ba0 +9063 clk cpu0 R SP_EL1 0000000003700600 +9064 clk cpu0 IT (9028) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9064 clk cpu0 R X30 00000000000381D4 +9065 clk cpu0 IT (9029) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9065 clk cpu0 R X9 0000000003006000 +9066 clk cpu0 IT (9030) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9066 clk cpu0 R X8 0000000000000004 +9067 clk cpu0 IT (9031) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9067 clk cpu0 R X9 00000000030062A0 +9068 clk cpu0 IT (9032) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9068 clk cpu0 MR8 030062c0:0000008062c0_NS 00000000_000a10dc +9068 clk cpu0 R X2 00000000000A10DC +9069 clk cpu0 IT (9033) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9069 clk cpu0 R X0 0000000000000001 +9070 clk cpu0 IT (9034) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9070 clk cpu0 R cpsr 620007c5 +9071 clk cpu0 IT (9035) 000a10dc:0000100a10dc_NS d5110400 O EL1h_n : MSR TRCCONFIGR,x0 +9071 clk cpu0 R cpsr 620003c5 +9071 clk cpu0 R TRCCONFIGR 00000000:00000001 +9072 clk cpu0 IT (9036) 000a10e0:0000100a10e0_NS d65f03c0 O EL1h_n : RET +9073 clk cpu0 IT (9037) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9073 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9073 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010ba0 +9073 clk cpu0 R SP_EL1 0000000003700610 +9073 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9073 clk cpu0 R X30 0000000000010BA0 +9074 clk cpu0 IT (9038) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9074 clk cpu0 R cpsr 620003c5 +9074 clk cpu0 R PMBIDR_EL1 00000030 +9074 clk cpu0 R TRBIDR_EL1 000000000000002b +9075 clk cpu0 IT (9039) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9075 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9075 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010ba0 +9075 clk cpu0 R SP_EL1 0000000003700620 +9075 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9075 clk cpu0 R X30 0000000000010BA0 +9076 clk cpu0 IT (9040) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9077 clk cpu0 IT (9041) 00010ba0:000010010ba0_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9077 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9077 clk cpu0 R X3 0000000000000000 +9078 clk cpu0 IT (9042) 00010ba4:000010010ba4_NS 52803c00 O EL1h_n : MOV w0,#0x1e0 +9078 clk cpu0 R X0 00000000000001E0 +9079 clk cpu0 IT (9043) 00010ba8:000010010ba8_NS b9403be1 O EL1h_n : LDR w1,[sp,#0x38] +9079 clk cpu0 MR4 03700658:000000f00658_NS 00000001 +9079 clk cpu0 R X1 0000000000000001 +9080 clk cpu0 IT (9044) 00010bac:000010010bac_NS b94037e2 O EL1h_n : LDR w2,[sp,#0x34] +9080 clk cpu0 MR4 03700654:000000f00654_NS 00000003 +9080 clk cpu0 R X2 0000000000000003 +9081 clk cpu0 IT (9045) 00010bb0:000010010bb0_NS 94022ad1 O EL1h_n : BL 0x9b6f4 +9081 clk cpu0 R X30 0000000000010BB4 +9082 clk cpu0 IT (9046) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9082 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9082 clk cpu0 R SP_EL1 0000000003700600 +9083 clk cpu0 IT (9047) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9083 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9083 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010bb4 +9084 clk cpu0 IT (9048) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9084 clk cpu0 R cpsr 220003c5 +9085 clk cpu0 IT (9049) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9085 clk cpu0 R X19 00000000000001E0 +9086 clk cpu0 IS (9050) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9087 clk cpu0 IT (9051) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9087 clk cpu0 R cpsr 620003c5 +9088 clk cpu0 IT (9052) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9089 clk cpu0 IT (9053) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9089 clk cpu0 R X1 00000000000001E0 +9090 clk cpu0 IT (9054) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9090 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9090 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010bb4 +9090 clk cpu0 R X19 1818181818181818 +9090 clk cpu0 R X30 0000000000010BB4 +9091 clk cpu0 IT (9055) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9091 clk cpu0 R X0 0000000000000001 +9092 clk cpu0 IT (9056) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9092 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9092 clk cpu0 R SP_EL1 0000000003700620 +9092 clk cpu0 R X20 001FFFFFFFFFFFFE +9093 clk cpu0 IT (9057) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9094 clk cpu0 IT (9058) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9094 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9094 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010bb4 +9094 clk cpu0 R SP_EL1 0000000003700610 +9095 clk cpu0 IT (9059) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9095 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9095 clk cpu0 R cpsr 620003c5 +9095 clk cpu0 R PMBIDR_EL1 00000030 +9095 clk cpu0 R ESR_EL1 56000005 +9095 clk cpu0 R SPSR_EL1 620003c5 +9095 clk cpu0 R TRBIDR_EL1 000000000000002b +9095 clk cpu0 R ELR_EL1 000000000009ef50 +9096 clk cpu0 IT (9060) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9097 clk cpu0 IT (9061) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9097 clk cpu0 R SP_EL1 0000000003700510 +9098 clk cpu0 IT (9062) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9098 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9098 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001e0 +9099 clk cpu0 IT (9063) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9099 clk cpu0 R X0 0000000056000005 +9100 clk cpu0 IT (9064) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9100 clk cpu0 R X1 0000000000000015 +9101 clk cpu0 IT (9065) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9101 clk cpu0 R cpsr 620003c5 +9102 clk cpu0 IT (9066) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9103 clk cpu0 IT (9067) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9103 clk cpu0 R X1 0000000000000005 +9104 clk cpu0 IT (9068) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9104 clk cpu0 R cpsr 620003c5 +9105 clk cpu0 IS (9069) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9106 clk cpu0 IT (9070) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9106 clk cpu0 R cpsr 820003c5 +9107 clk cpu0 IS (9071) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9108 clk cpu0 IT (9072) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9108 clk cpu0 R cpsr 820003c5 +9109 clk cpu0 IS (9073) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9110 clk cpu0 IT (9074) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9110 clk cpu0 R cpsr 820003c5 +9111 clk cpu0 IS (9075) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9112 clk cpu0 IT (9076) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9112 clk cpu0 R cpsr 820003c5 +9113 clk cpu0 IS (9077) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9114 clk cpu0 IT (9078) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9114 clk cpu0 R cpsr 820003c5 +9115 clk cpu0 IS (9079) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9116 clk cpu0 IT (9080) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9116 clk cpu0 R cpsr 820003c5 +9117 clk cpu0 IS (9081) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9118 clk cpu0 IT (9082) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9118 clk cpu0 R cpsr 620003c5 +9119 clk cpu0 IT (9083) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9120 clk cpu0 IT (9084) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9120 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9120 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001e0 +9120 clk cpu0 R X0 0000000000000001 +9120 clk cpu0 R X1 00000000000001E0 +9121 clk cpu0 IT (9085) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9121 clk cpu0 R SP_EL1 0000000003700610 +9122 clk cpu0 IT (9086) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9122 clk cpu0 R X0 00000000000001E0 +9123 clk cpu0 IT (9087) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9123 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9123 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010bb4 +9123 clk cpu0 R SP_EL1 0000000003700600 +9124 clk cpu0 IT (9088) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9124 clk cpu0 R X30 00000000000381B4 +9125 clk cpu0 IT (9089) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9125 clk cpu0 R X9 0000000003003000 +9126 clk cpu0 IT (9090) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9126 clk cpu0 R X8 0000000000000078 +9127 clk cpu0 IT (9091) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9127 clk cpu0 R X9 00000000030039C8 +9128 clk cpu0 IT (9092) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9128 clk cpu0 MR8 03003d88:000000803d88_NS 00000000_0009f778 +9128 clk cpu0 R X0 000000000009F778 +9129 clk cpu0 IT (9093) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9129 clk cpu0 R cpsr 620007c5 +9129 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ba INVAL 0x000010093740_NS +9129 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ba ALLOC 0x00001009f740_NS +9129 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1dd0 ALLOC 0x00001009f740_NS +9130 clk cpu0 IT (9094) 0009f778:00001009f778_NS d53108e0 O EL1h_n : MRS x0,TRCIDR0 +9130 clk cpu0 R cpsr 620003c5 +9130 clk cpu0 R X0 0000000008000AA1 +9131 clk cpu0 IT (9095) 0009f77c:00001009f77c_NS d65f03c0 O EL1h_n : RET +9132 clk cpu0 IT (9096) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9132 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9132 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010bb4 +9132 clk cpu0 R SP_EL1 0000000003700610 +9132 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9132 clk cpu0 R X30 0000000000010BB4 +9133 clk cpu0 IT (9097) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9133 clk cpu0 R cpsr 620003c5 +9133 clk cpu0 R PMBIDR_EL1 00000030 +9133 clk cpu0 R TRBIDR_EL1 000000000000002b +9134 clk cpu0 IT (9098) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9134 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9134 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010bb4 +9134 clk cpu0 R SP_EL1 0000000003700620 +9134 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9134 clk cpu0 R X30 0000000000010BB4 +9135 clk cpu0 IT (9099) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9136 clk cpu0 IT (9100) 00010bb4:000010010bb4_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +9136 clk cpu0 MW4 037007b8:000000f007b8_NS 08000aa1 +9137 clk cpu0 IT (9101) 00010bb8:000010010bb8_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9137 clk cpu0 MR4 037007b8:000000f007b8_NS 08000aa1 +9137 clk cpu0 R X8 0000000008000AA1 +9138 clk cpu0 IT (9102) 00010bbc:000010010bbc_NS 52801009 O EL1h_n : MOV w9,#0x80 +9138 clk cpu0 R X9 0000000000000080 +9138 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005f INVAL 0x0000100a4bc0_NS +9138 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005f ALLOC 0x000010010bc0_NS +9138 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 02f2 ALLOC 0x000010010bc0_NS +9139 clk cpu0 IT (9103) 00010bc0:000010010bc0_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9139 clk cpu0 R X8 0000000000000080 +9140 clk cpu0 IT (9104) 00010bc4:000010010bc4_NS 528000e9 O EL1h_n : MOV w9,#7 +9140 clk cpu0 R X9 0000000000000007 +9141 clk cpu0 IT (9105) 00010bc8:000010010bc8_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9141 clk cpu0 R X8 0000000000000001 +9142 clk cpu0 IT (9106) 00010bcc:000010010bcc_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9142 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +9143 clk cpu0 IT (9107) 00010bd0:000010010bd0_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9143 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +9143 clk cpu0 R X8 0000000000000001 +9144 clk cpu0 IT (9108) 00010bd4:000010010bd4_NS 7100051f O EL1h_n : CMP w8,#1 +9144 clk cpu0 R cpsr 620003c5 +9145 clk cpu0 IT (9109) 00010bd8:000010010bd8_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +9145 clk cpu0 R X8 0000000000000001 +9146 clk cpu0 IT (9110) 00010bdc:000010010bdc_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10be4 +9147 clk cpu0 IT (9111) 00010be4:000010010be4_NS 528002c8 O EL1h_n : MOV w8,#0x16 +9147 clk cpu0 R X8 0000000000000016 +9148 clk cpu0 IT (9112) 00010be8:000010010be8_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9148 clk cpu0 MW4 037007b8:000000f007b8_NS 00000016 +9149 clk cpu0 IT (9113) 00010bec:000010010bec_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9149 clk cpu0 MR4 037007b8:000000f007b8_NS 00000016 +9149 clk cpu0 R X2 0000000000000016 +9150 clk cpu0 IT (9114) 00010bf0:000010010bf0_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9150 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9150 clk cpu0 R X4 0000000000000000 +9151 clk cpu0 IT (9115) 00010bf4:000010010bf4_NS 52800700 O EL1h_n : MOV w0,#0x38 +9151 clk cpu0 R X0 0000000000000038 +9152 clk cpu0 IT (9116) 00010bf8:000010010bf8_NS 52800021 O EL1h_n : MOV w1,#1 +9152 clk cpu0 R X1 0000000000000001 +9153 clk cpu0 IT (9117) 00010bfc:000010010bfc_NS 52800063 O EL1h_n : MOV w3,#3 +9153 clk cpu0 R X3 0000000000000003 +9153 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0060 INVAL 0x000010090c00 +9153 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0060 ALLOC 0x000010010c00_NS +9153 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0303 ALLOC 0x000010010c00_NS +9154 clk cpu0 IT (9118) 00010c00:000010010c00_NS 940233bc O EL1h_n : BL 0x9daf0 +9154 clk cpu0 R X30 0000000000010C04 +9155 clk cpu0 IT (9119) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9155 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9155 clk cpu0 R SP_EL1 00000000037005F0 +9156 clk cpu0 IT (9120) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9156 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9156 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9157 clk cpu0 IT (9121) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9157 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9157 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c04 +9158 clk cpu0 IT (9122) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9158 clk cpu0 R X19 0000000000000016 +9159 clk cpu0 IT (9123) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9159 clk cpu0 R cpsr 220003c5 +9160 clk cpu0 IT (9124) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9160 clk cpu0 R X20 0000000000000038 +9161 clk cpu0 IS (9125) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9162 clk cpu0 IT (9126) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9162 clk cpu0 R cpsr 620003c5 +9163 clk cpu0 IT (9127) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9164 clk cpu0 IT (9128) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9164 clk cpu0 R X1 0000000000000038 +9165 clk cpu0 IT (9129) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9165 clk cpu0 R X2 0000000000000016 +9166 clk cpu0 IT (9130) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9166 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9166 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c04 +9166 clk cpu0 R X19 1818181818181818 +9166 clk cpu0 R X30 0000000000010C04 +9167 clk cpu0 IT (9131) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9167 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9167 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9167 clk cpu0 R X20 001FFFFFFFFFFFFE +9167 clk cpu0 R X21 0000000000F00000 +9168 clk cpu0 IT (9132) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9168 clk cpu0 R X0 0000000000000002 +9169 clk cpu0 IT (9133) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9169 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9169 clk cpu0 R SP_EL1 0000000003700620 +9169 clk cpu0 R X22 FFFFFFFFFFFE0003 +9170 clk cpu0 IT (9134) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9171 clk cpu0 IT (9135) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9171 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9171 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c04 +9171 clk cpu0 R SP_EL1 0000000003700610 +9172 clk cpu0 IT (9136) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9172 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9172 clk cpu0 R cpsr 620003c5 +9172 clk cpu0 R PMBIDR_EL1 00000030 +9172 clk cpu0 R ESR_EL1 5600000a +9172 clk cpu0 R SPSR_EL1 620003c5 +9172 clk cpu0 R TRBIDR_EL1 000000000000002b +9172 clk cpu0 R ELR_EL1 000000000009ef60 +9173 clk cpu0 IT (9137) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9174 clk cpu0 IT (9138) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9174 clk cpu0 R SP_EL1 0000000003700510 +9175 clk cpu0 IT (9139) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9175 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9175 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000038 +9176 clk cpu0 IT (9140) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9176 clk cpu0 R X0 000000005600000A +9177 clk cpu0 IT (9141) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9177 clk cpu0 R X1 0000000000000015 +9178 clk cpu0 IT (9142) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9178 clk cpu0 R cpsr 620003c5 +9179 clk cpu0 IT (9143) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9180 clk cpu0 IT (9144) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9180 clk cpu0 R X1 000000000000000A +9181 clk cpu0 IT (9145) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9181 clk cpu0 R cpsr 220003c5 +9182 clk cpu0 IS (9146) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9183 clk cpu0 IT (9147) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9183 clk cpu0 R cpsr 620003c5 +9184 clk cpu0 IS (9148) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9185 clk cpu0 IT (9149) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9185 clk cpu0 R cpsr 220003c5 +9186 clk cpu0 IS (9150) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9187 clk cpu0 IT (9151) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9187 clk cpu0 R cpsr 220003c5 +9188 clk cpu0 IS (9152) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9189 clk cpu0 IT (9153) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9189 clk cpu0 R cpsr 220003c5 +9190 clk cpu0 IS (9154) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9191 clk cpu0 IT (9155) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9191 clk cpu0 R cpsr 220003c5 +9192 clk cpu0 IS (9156) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9193 clk cpu0 IT (9157) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9193 clk cpu0 R cpsr 220003c5 +9194 clk cpu0 IS (9158) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9195 clk cpu0 IT (9159) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9195 clk cpu0 R cpsr 220003c5 +9196 clk cpu0 IS (9160) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9197 clk cpu0 IT (9161) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9197 clk cpu0 R cpsr 620003c5 +9198 clk cpu0 IT (9162) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9199 clk cpu0 IT (9163) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9199 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9199 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000038 +9199 clk cpu0 R X0 0000000000000002 +9199 clk cpu0 R X1 0000000000000038 +9200 clk cpu0 IT (9164) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9200 clk cpu0 R SP_EL1 0000000003700610 +9201 clk cpu0 IT (9165) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9201 clk cpu0 R X0 0000000000000038 +9202 clk cpu0 IT (9166) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9202 clk cpu0 R X1 0000000000000016 +9203 clk cpu0 IT (9167) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9203 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9203 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010c04 +9203 clk cpu0 R SP_EL1 0000000003700600 +9204 clk cpu0 IT (9168) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9204 clk cpu0 R X30 00000000000381D4 +9205 clk cpu0 IT (9169) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9205 clk cpu0 R X9 0000000003006000 +9206 clk cpu0 IT (9170) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9206 clk cpu0 R X8 000000000000000E +9207 clk cpu0 IT (9171) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9207 clk cpu0 R X9 00000000030062A0 +9208 clk cpu0 IT (9172) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9208 clk cpu0 MR8 03006310:000000806310_NS 00000000_000a112c +9208 clk cpu0 R X2 00000000000A112C +9208 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0118 ALLOC 0x000000806300_NS +9208 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 18c0 ALLOC 0x000000806300_NS +9209 clk cpu0 IT (9173) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9209 clk cpu0 R X0 0000000000000016 +9210 clk cpu0 IT (9174) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9210 clk cpu0 R cpsr 620007c5 +9211 clk cpu0 IT (9175) 000a112c:0000100a112c_NS d5110e00 O EL1h_n : MSR TRCCCCTLR,x0 +9211 clk cpu0 R cpsr 620003c5 +9211 clk cpu0 R TRCCCCTLR 00000000:00000016 +9212 clk cpu0 IT (9176) 000a1130:0000100a1130_NS d65f03c0 O EL1h_n : RET +9213 clk cpu0 IT (9177) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9213 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9213 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010c04 +9213 clk cpu0 R SP_EL1 0000000003700610 +9213 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9213 clk cpu0 R X30 0000000000010C04 +9214 clk cpu0 IT (9178) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9214 clk cpu0 R cpsr 620003c5 +9214 clk cpu0 R PMBIDR_EL1 00000030 +9214 clk cpu0 R TRBIDR_EL1 000000000000002b +9215 clk cpu0 IT (9179) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9215 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9215 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c04 +9215 clk cpu0 R SP_EL1 0000000003700620 +9215 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9215 clk cpu0 R X30 0000000000010C04 +9216 clk cpu0 IT (9180) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9217 clk cpu0 IT (9181) 00010c04:000010010c04_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9217 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9217 clk cpu0 R X3 0000000000000000 +9218 clk cpu0 IT (9182) 00010c08:000010010c08_NS 52803c00 O EL1h_n : MOV w0,#0x1e0 +9218 clk cpu0 R X0 00000000000001E0 +9219 clk cpu0 IT (9183) 00010c0c:000010010c0c_NS 52800021 O EL1h_n : MOV w1,#1 +9219 clk cpu0 R X1 0000000000000001 +9220 clk cpu0 IT (9184) 00010c10:000010010c10_NS 52800062 O EL1h_n : MOV w2,#3 +9220 clk cpu0 R X2 0000000000000003 +9221 clk cpu0 IT (9185) 00010c14:000010010c14_NS 94022ab8 O EL1h_n : BL 0x9b6f4 +9221 clk cpu0 R X30 0000000000010C18 +9222 clk cpu0 IT (9186) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9222 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9222 clk cpu0 R SP_EL1 0000000003700600 +9223 clk cpu0 IT (9187) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9223 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9223 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c18 +9224 clk cpu0 IT (9188) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9224 clk cpu0 R cpsr 220003c5 +9225 clk cpu0 IT (9189) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9225 clk cpu0 R X19 00000000000001E0 +9226 clk cpu0 IS (9190) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9227 clk cpu0 IT (9191) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9227 clk cpu0 R cpsr 620003c5 +9228 clk cpu0 IT (9192) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9229 clk cpu0 IT (9193) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9229 clk cpu0 R X1 00000000000001E0 +9230 clk cpu0 IT (9194) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9230 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9230 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c18 +9230 clk cpu0 R X19 1818181818181818 +9230 clk cpu0 R X30 0000000000010C18 +9231 clk cpu0 IT (9195) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9231 clk cpu0 R X0 0000000000000001 +9232 clk cpu0 IT (9196) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9232 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9232 clk cpu0 R SP_EL1 0000000003700620 +9232 clk cpu0 R X20 001FFFFFFFFFFFFE +9233 clk cpu0 IT (9197) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9234 clk cpu0 IT (9198) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9234 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9234 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c18 +9234 clk cpu0 R SP_EL1 0000000003700610 +9235 clk cpu0 IT (9199) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9235 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9235 clk cpu0 R cpsr 620003c5 +9235 clk cpu0 R PMBIDR_EL1 00000030 +9235 clk cpu0 R ESR_EL1 56000005 +9235 clk cpu0 R SPSR_EL1 620003c5 +9235 clk cpu0 R TRBIDR_EL1 000000000000002b +9235 clk cpu0 R ELR_EL1 000000000009ef50 +9236 clk cpu0 IT (9200) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9237 clk cpu0 IT (9201) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9237 clk cpu0 R SP_EL1 0000000003700510 +9238 clk cpu0 IT (9202) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9238 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9238 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001e0 +9239 clk cpu0 IT (9203) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9239 clk cpu0 R X0 0000000056000005 +9240 clk cpu0 IT (9204) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9240 clk cpu0 R X1 0000000000000015 +9241 clk cpu0 IT (9205) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9241 clk cpu0 R cpsr 620003c5 +9242 clk cpu0 IT (9206) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9243 clk cpu0 IT (9207) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9243 clk cpu0 R X1 0000000000000005 +9244 clk cpu0 IT (9208) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9244 clk cpu0 R cpsr 620003c5 +9245 clk cpu0 IS (9209) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9246 clk cpu0 IT (9210) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9246 clk cpu0 R cpsr 820003c5 +9247 clk cpu0 IS (9211) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9248 clk cpu0 IT (9212) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9248 clk cpu0 R cpsr 820003c5 +9249 clk cpu0 IS (9213) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9250 clk cpu0 IT (9214) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9250 clk cpu0 R cpsr 820003c5 +9251 clk cpu0 IS (9215) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9252 clk cpu0 IT (9216) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9252 clk cpu0 R cpsr 820003c5 +9253 clk cpu0 IS (9217) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9254 clk cpu0 IT (9218) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9254 clk cpu0 R cpsr 820003c5 +9255 clk cpu0 IS (9219) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9256 clk cpu0 IT (9220) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9256 clk cpu0 R cpsr 820003c5 +9257 clk cpu0 IS (9221) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9258 clk cpu0 IT (9222) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9258 clk cpu0 R cpsr 620003c5 +9259 clk cpu0 IT (9223) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9260 clk cpu0 IT (9224) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9260 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9260 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001e0 +9260 clk cpu0 R X0 0000000000000001 +9260 clk cpu0 R X1 00000000000001E0 +9261 clk cpu0 IT (9225) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9261 clk cpu0 R SP_EL1 0000000003700610 +9262 clk cpu0 IT (9226) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9262 clk cpu0 R X0 00000000000001E0 +9263 clk cpu0 IT (9227) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9263 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9263 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010c18 +9263 clk cpu0 R SP_EL1 0000000003700600 +9264 clk cpu0 IT (9228) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9264 clk cpu0 R X30 00000000000381B4 +9265 clk cpu0 IT (9229) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9265 clk cpu0 R X9 0000000003003000 +9266 clk cpu0 IT (9230) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9266 clk cpu0 R X8 0000000000000078 +9267 clk cpu0 IT (9231) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9267 clk cpu0 R X9 00000000030039C8 +9268 clk cpu0 IT (9232) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9268 clk cpu0 MR8 03003d88:000000803d88_NS 00000000_0009f778 +9268 clk cpu0 R X0 000000000009F778 +9269 clk cpu0 IT (9233) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9269 clk cpu0 R cpsr 620007c5 +9270 clk cpu0 IT (9234) 0009f778:00001009f778_NS d53108e0 O EL1h_n : MRS x0,TRCIDR0 +9270 clk cpu0 R cpsr 620003c5 +9270 clk cpu0 R X0 0000000008000AA1 +9271 clk cpu0 IT (9235) 0009f77c:00001009f77c_NS d65f03c0 O EL1h_n : RET +9272 clk cpu0 IT (9236) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9272 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9272 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010c18 +9272 clk cpu0 R SP_EL1 0000000003700610 +9272 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9272 clk cpu0 R X30 0000000000010C18 +9273 clk cpu0 IT (9237) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9273 clk cpu0 R cpsr 620003c5 +9273 clk cpu0 R PMBIDR_EL1 00000030 +9273 clk cpu0 R TRBIDR_EL1 000000000000002b +9274 clk cpu0 IT (9238) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9274 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9274 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c18 +9274 clk cpu0 R SP_EL1 0000000003700620 +9274 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9274 clk cpu0 R X30 0000000000010C18 +9275 clk cpu0 IT (9239) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9276 clk cpu0 IT (9240) 00010c18:000010010c18_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +9276 clk cpu0 MW4 037007b8:000000f007b8_NS 08000aa1 +9277 clk cpu0 IT (9241) 00010c1c:000010010c1c_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9277 clk cpu0 MR4 037007b8:000000f007b8_NS 08000aa1 +9277 clk cpu0 R X8 0000000008000AA1 +9278 clk cpu0 IT (9242) 00010c20:000010010c20_NS 52800409 O EL1h_n : MOV w9,#0x20 +9278 clk cpu0 R X9 0000000000000020 +9279 clk cpu0 IT (9243) 00010c24:000010010c24_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9279 clk cpu0 R X8 0000000000000020 +9280 clk cpu0 IT (9244) 00010c28:000010010c28_NS 528000a9 O EL1h_n : MOV w9,#5 +9280 clk cpu0 R X9 0000000000000005 +9281 clk cpu0 IT (9245) 00010c2c:000010010c2c_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9281 clk cpu0 R X8 0000000000000001 +9282 clk cpu0 IT (9246) 00010c30:000010010c30_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9282 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +9283 clk cpu0 IT (9247) 00010c34:000010010c34_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9283 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +9283 clk cpu0 R X8 0000000000000001 +9284 clk cpu0 IT (9248) 00010c38:000010010c38_NS 7100051f O EL1h_n : CMP w8,#1 +9284 clk cpu0 R cpsr 620003c5 +9285 clk cpu0 IT (9249) 00010c3c:000010010c3c_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +9285 clk cpu0 R X8 0000000000000001 +9285 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0063 INVAL 0x000010020c40_NS +9285 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0063 ALLOC 0x000010010c40_NS +9285 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0312 ALLOC 0x000010010c40_NS +9286 clk cpu0 IT (9250) 00010c40:000010010c40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10c48 +9287 clk cpu0 IT (9251) 00010c48:000010010c48_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9287 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9288 clk cpu0 IT (9252) 00010c4c:000010010c4c_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9288 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9288 clk cpu0 R X2 0000000000000000 +9289 clk cpu0 IT (9253) 00010c50:000010010c50_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9289 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9289 clk cpu0 R X4 0000000000000000 +9290 clk cpu0 IT (9254) 00010c54:000010010c54_NS 52800780 O EL1h_n : MOV w0,#0x3c +9290 clk cpu0 R X0 000000000000003C +9291 clk cpu0 IT (9255) 00010c58:000010010c58_NS 52800021 O EL1h_n : MOV w1,#1 +9291 clk cpu0 R X1 0000000000000001 +9292 clk cpu0 IT (9256) 00010c5c:000010010c5c_NS 52800063 O EL1h_n : MOV w3,#3 +9292 clk cpu0 R X3 0000000000000003 +9293 clk cpu0 IT (9257) 00010c60:000010010c60_NS 940233a4 O EL1h_n : BL 0x9daf0 +9293 clk cpu0 R X30 0000000000010C64 +9294 clk cpu0 IT (9258) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9294 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9294 clk cpu0 R SP_EL1 00000000037005F0 +9295 clk cpu0 IT (9259) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9295 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9295 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9296 clk cpu0 IT (9260) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9296 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9296 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c64 +9297 clk cpu0 IT (9261) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9297 clk cpu0 R X19 0000000000000000 +9298 clk cpu0 IT (9262) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9298 clk cpu0 R cpsr 220003c5 +9299 clk cpu0 IT (9263) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9299 clk cpu0 R X20 000000000000003C +9300 clk cpu0 IS (9264) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9301 clk cpu0 IT (9265) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9301 clk cpu0 R cpsr 620003c5 +9302 clk cpu0 IT (9266) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9303 clk cpu0 IT (9267) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9303 clk cpu0 R X1 000000000000003C +9304 clk cpu0 IT (9268) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9304 clk cpu0 R X2 0000000000000000 +9305 clk cpu0 IT (9269) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9305 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9305 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c64 +9305 clk cpu0 R X19 1818181818181818 +9305 clk cpu0 R X30 0000000000010C64 +9306 clk cpu0 IT (9270) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9306 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9306 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9306 clk cpu0 R X20 001FFFFFFFFFFFFE +9306 clk cpu0 R X21 0000000000F00000 +9307 clk cpu0 IT (9271) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9307 clk cpu0 R X0 0000000000000002 +9308 clk cpu0 IT (9272) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9308 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9308 clk cpu0 R SP_EL1 0000000003700620 +9308 clk cpu0 R X22 FFFFFFFFFFFE0003 +9309 clk cpu0 IT (9273) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9310 clk cpu0 IT (9274) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9310 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9310 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c64 +9310 clk cpu0 R SP_EL1 0000000003700610 +9311 clk cpu0 IT (9275) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9311 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9311 clk cpu0 R cpsr 620003c5 +9311 clk cpu0 R PMBIDR_EL1 00000030 +9311 clk cpu0 R ESR_EL1 5600000a +9311 clk cpu0 R SPSR_EL1 620003c5 +9311 clk cpu0 R TRBIDR_EL1 000000000000002b +9311 clk cpu0 R ELR_EL1 000000000009ef60 +9312 clk cpu0 IT (9276) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9313 clk cpu0 IT (9277) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9313 clk cpu0 R SP_EL1 0000000003700510 +9314 clk cpu0 IT (9278) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9314 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9314 clk cpu0 MW8 03700518:000000f00518_NS 00000000_0000003c +9315 clk cpu0 IT (9279) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9315 clk cpu0 R X0 000000005600000A +9316 clk cpu0 IT (9280) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9316 clk cpu0 R X1 0000000000000015 +9317 clk cpu0 IT (9281) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9317 clk cpu0 R cpsr 620003c5 +9318 clk cpu0 IT (9282) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9319 clk cpu0 IT (9283) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9319 clk cpu0 R X1 000000000000000A +9320 clk cpu0 IT (9284) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9320 clk cpu0 R cpsr 220003c5 +9321 clk cpu0 IS (9285) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9322 clk cpu0 IT (9286) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9322 clk cpu0 R cpsr 620003c5 +9323 clk cpu0 IS (9287) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9324 clk cpu0 IT (9288) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9324 clk cpu0 R cpsr 220003c5 +9325 clk cpu0 IS (9289) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9326 clk cpu0 IT (9290) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9326 clk cpu0 R cpsr 220003c5 +9327 clk cpu0 IS (9291) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9328 clk cpu0 IT (9292) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9328 clk cpu0 R cpsr 220003c5 +9329 clk cpu0 IS (9293) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9330 clk cpu0 IT (9294) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9330 clk cpu0 R cpsr 220003c5 +9331 clk cpu0 IS (9295) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9332 clk cpu0 IT (9296) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9332 clk cpu0 R cpsr 220003c5 +9333 clk cpu0 IS (9297) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9334 clk cpu0 IT (9298) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9334 clk cpu0 R cpsr 220003c5 +9335 clk cpu0 IS (9299) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9336 clk cpu0 IT (9300) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9336 clk cpu0 R cpsr 620003c5 +9337 clk cpu0 IT (9301) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9338 clk cpu0 IT (9302) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9338 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9338 clk cpu0 MR8 03700518:000000f00518_NS 00000000_0000003c +9338 clk cpu0 R X0 0000000000000002 +9338 clk cpu0 R X1 000000000000003C +9339 clk cpu0 IT (9303) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9339 clk cpu0 R SP_EL1 0000000003700610 +9340 clk cpu0 IT (9304) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9340 clk cpu0 R X0 000000000000003C +9341 clk cpu0 IT (9305) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9341 clk cpu0 R X1 0000000000000000 +9342 clk cpu0 IT (9306) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9342 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9342 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010c64 +9342 clk cpu0 R SP_EL1 0000000003700600 +9343 clk cpu0 IT (9307) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9343 clk cpu0 R X30 00000000000381D4 +9344 clk cpu0 IT (9308) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9344 clk cpu0 R X9 0000000003006000 +9345 clk cpu0 IT (9309) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9345 clk cpu0 R X8 000000000000000F +9346 clk cpu0 IT (9310) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9346 clk cpu0 R X9 00000000030062A0 +9347 clk cpu0 IT (9311) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9347 clk cpu0 MR8 03006318:000000806318_NS 00000000_000a1134 +9347 clk cpu0 R X2 00000000000A1134 +9348 clk cpu0 IT (9312) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9348 clk cpu0 R X0 0000000000000000 +9349 clk cpu0 IT (9313) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9349 clk cpu0 R cpsr 620007c5 +9350 clk cpu0 IT (9314) 000a1134:0000100a1134_NS d5110f00 O EL1h_n : MSR TRCBBCTLR,x0 +9350 clk cpu0 R cpsr 620003c5 +9350 clk cpu0 R TRCBBCTLR 00000000:00000000 +9351 clk cpu0 IT (9315) 000a1138:0000100a1138_NS d65f03c0 O EL1h_n : RET +9352 clk cpu0 IT (9316) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9352 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9352 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010c64 +9352 clk cpu0 R SP_EL1 0000000003700610 +9352 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9352 clk cpu0 R X30 0000000000010C64 +9353 clk cpu0 IT (9317) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9353 clk cpu0 R cpsr 620003c5 +9353 clk cpu0 R PMBIDR_EL1 00000030 +9353 clk cpu0 R TRBIDR_EL1 000000000000002b +9354 clk cpu0 IT (9318) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9354 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9354 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c64 +9354 clk cpu0 R SP_EL1 0000000003700620 +9354 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9354 clk cpu0 R X30 0000000000010C64 +9355 clk cpu0 IT (9319) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9356 clk cpu0 IT (9320) 00010c64:000010010c64_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9356 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9357 clk cpu0 IT (9321) 00010c68:000010010c68_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9357 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9357 clk cpu0 R X3 0000000000000000 +9358 clk cpu0 IT (9322) 00010c6c:000010010c6c_NS 52803c80 O EL1h_n : MOV w0,#0x1e4 +9358 clk cpu0 R X0 00000000000001E4 +9359 clk cpu0 IT (9323) 00010c70:000010010c70_NS 52800028 O EL1h_n : MOV w8,#1 +9359 clk cpu0 R X8 0000000000000001 +9360 clk cpu0 IT (9324) 00010c74:000010010c74_NS 2a0803e1 O EL1h_n : MOV w1,w8 +9360 clk cpu0 R X1 0000000000000001 +9361 clk cpu0 IT (9325) 00010c78:000010010c78_NS 52800069 O EL1h_n : MOV w9,#3 +9361 clk cpu0 R X9 0000000000000003 +9362 clk cpu0 IT (9326) 00010c7c:000010010c7c_NS 2a0903e2 O EL1h_n : MOV w2,w9 +9362 clk cpu0 R X2 0000000000000003 +9362 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0064 INVAL 0x000010090c80 +9362 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0064 ALLOC 0x000010010c80_NS +9362 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0322 ALLOC 0x000010010c80_NS +9363 clk cpu0 IT (9327) 00010c80:000010010c80_NS b90033e8 O EL1h_n : STR w8,[sp,#0x30] +9363 clk cpu0 MW4 03700650:000000f00650_NS 00000001 +9364 clk cpu0 IT (9328) 00010c84:000010010c84_NS b9002fe9 O EL1h_n : STR w9,[sp,#0x2c] +9364 clk cpu0 MW4 0370064c:000000f0064c_NS 00000003 +9365 clk cpu0 IT (9329) 00010c88:000010010c88_NS 94022a9b O EL1h_n : BL 0x9b6f4 +9365 clk cpu0 R X30 0000000000010C8C +9366 clk cpu0 IT (9330) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9366 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9366 clk cpu0 R SP_EL1 0000000003700600 +9367 clk cpu0 IT (9331) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9367 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9367 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c8c +9368 clk cpu0 IT (9332) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9368 clk cpu0 R cpsr 220003c5 +9369 clk cpu0 IT (9333) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9369 clk cpu0 R X19 00000000000001E4 +9370 clk cpu0 IS (9334) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9371 clk cpu0 IT (9335) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9371 clk cpu0 R cpsr 620003c5 +9372 clk cpu0 IT (9336) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9373 clk cpu0 IT (9337) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9373 clk cpu0 R X1 00000000000001E4 +9374 clk cpu0 IT (9338) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9374 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9374 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c8c +9374 clk cpu0 R X19 1818181818181818 +9374 clk cpu0 R X30 0000000000010C8C +9375 clk cpu0 IT (9339) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9375 clk cpu0 R X0 0000000000000001 +9376 clk cpu0 IT (9340) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9376 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9376 clk cpu0 R SP_EL1 0000000003700620 +9376 clk cpu0 R X20 001FFFFFFFFFFFFE +9377 clk cpu0 IT (9341) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9378 clk cpu0 IT (9342) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9378 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9378 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010c8c +9378 clk cpu0 R SP_EL1 0000000003700610 +9379 clk cpu0 IT (9343) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9379 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9379 clk cpu0 R cpsr 620003c5 +9379 clk cpu0 R PMBIDR_EL1 00000030 +9379 clk cpu0 R ESR_EL1 56000005 +9379 clk cpu0 R SPSR_EL1 620003c5 +9379 clk cpu0 R TRBIDR_EL1 000000000000002b +9379 clk cpu0 R ELR_EL1 000000000009ef50 +9380 clk cpu0 IT (9344) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9381 clk cpu0 IT (9345) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9381 clk cpu0 R SP_EL1 0000000003700510 +9382 clk cpu0 IT (9346) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9382 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9382 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001e4 +9383 clk cpu0 IT (9347) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9383 clk cpu0 R X0 0000000056000005 +9384 clk cpu0 IT (9348) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9384 clk cpu0 R X1 0000000000000015 +9385 clk cpu0 IT (9349) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9385 clk cpu0 R cpsr 620003c5 +9386 clk cpu0 IT (9350) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9387 clk cpu0 IT (9351) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9387 clk cpu0 R X1 0000000000000005 +9388 clk cpu0 IT (9352) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9388 clk cpu0 R cpsr 620003c5 +9389 clk cpu0 IS (9353) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9390 clk cpu0 IT (9354) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9390 clk cpu0 R cpsr 820003c5 +9391 clk cpu0 IS (9355) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9392 clk cpu0 IT (9356) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9392 clk cpu0 R cpsr 820003c5 +9393 clk cpu0 IS (9357) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9394 clk cpu0 IT (9358) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9394 clk cpu0 R cpsr 820003c5 +9395 clk cpu0 IS (9359) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9396 clk cpu0 IT (9360) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9396 clk cpu0 R cpsr 820003c5 +9397 clk cpu0 IS (9361) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9398 clk cpu0 IT (9362) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9398 clk cpu0 R cpsr 820003c5 +9399 clk cpu0 IS (9363) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9400 clk cpu0 IT (9364) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9400 clk cpu0 R cpsr 820003c5 +9401 clk cpu0 IS (9365) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9402 clk cpu0 IT (9366) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9402 clk cpu0 R cpsr 620003c5 +9403 clk cpu0 IT (9367) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9404 clk cpu0 IT (9368) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9404 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9404 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001e4 +9404 clk cpu0 R X0 0000000000000001 +9404 clk cpu0 R X1 00000000000001E4 +9405 clk cpu0 IT (9369) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9405 clk cpu0 R SP_EL1 0000000003700610 +9406 clk cpu0 IT (9370) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9406 clk cpu0 R X0 00000000000001E4 +9407 clk cpu0 IT (9371) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9407 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9407 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010c8c +9407 clk cpu0 R SP_EL1 0000000003700600 +9408 clk cpu0 IT (9372) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9408 clk cpu0 R X30 00000000000381B4 +9409 clk cpu0 IT (9373) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9409 clk cpu0 R X9 0000000003003000 +9410 clk cpu0 IT (9374) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9410 clk cpu0 R X8 0000000000000079 +9411 clk cpu0 IT (9375) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9411 clk cpu0 R X9 00000000030039C8 +9412 clk cpu0 IT (9376) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9412 clk cpu0 MR8 03003d90:000000803d90_NS 00000000_0009f780 +9412 clk cpu0 R X0 000000000009F780 +9413 clk cpu0 IT (9377) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9413 clk cpu0 R cpsr 620007c5 +9414 clk cpu0 IT (9378) 0009f780:00001009f780_NS d53109e0 O EL1h_n : MRS x0,TRCIDR1 +9414 clk cpu0 R cpsr 620003c5 +9414 clk cpu0 R X0 000000004100FFF0 +9415 clk cpu0 IT (9379) 0009f784:00001009f784_NS d65f03c0 O EL1h_n : RET +9416 clk cpu0 IT (9380) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9416 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9416 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010c8c +9416 clk cpu0 R SP_EL1 0000000003700610 +9416 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9416 clk cpu0 R X30 0000000000010C8C +9417 clk cpu0 IT (9381) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9417 clk cpu0 R cpsr 620003c5 +9417 clk cpu0 R PMBIDR_EL1 00000030 +9417 clk cpu0 R TRBIDR_EL1 000000000000002b +9418 clk cpu0 IT (9382) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9418 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9418 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010c8c +9418 clk cpu0 R SP_EL1 0000000003700620 +9418 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9418 clk cpu0 R X30 0000000000010C8C +9419 clk cpu0 IT (9383) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9420 clk cpu0 IT (9384) 00010c8c:000010010c8c_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +9420 clk cpu0 MW4 037007b8:000000f007b8_NS 4100fff0 +9421 clk cpu0 IT (9385) 00010c90:000010010c90_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9421 clk cpu0 MR4 037007b8:000000f007b8_NS 4100fff0 +9421 clk cpu0 R X8 000000004100FFF0 +9422 clk cpu0 IT (9386) 00010c94:000010010c94_NS 52801e09 O EL1h_n : MOV w9,#0xf0 +9422 clk cpu0 R X9 00000000000000F0 +9423 clk cpu0 IT (9387) 00010c98:000010010c98_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9423 clk cpu0 R X8 00000000000000F0 +9424 clk cpu0 IT (9388) 00010c9c:000010010c9c_NS 52800089 O EL1h_n : MOV w9,#4 +9424 clk cpu0 R X9 0000000000000004 +9425 clk cpu0 IT (9389) 00010ca0:000010010ca0_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9425 clk cpu0 R X8 000000000000000F +9426 clk cpu0 IT (9390) 00010ca4:000010010ca4_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9426 clk cpu0 MW4 037007b8:000000f007b8_NS 0000000f +9427 clk cpu0 IT (9391) 00010ca8:000010010ca8_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9427 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9427 clk cpu0 R X3 0000000000000000 +9428 clk cpu0 IT (9392) 00010cac:000010010cac_NS 52803e00 O EL1h_n : MOV w0,#0x1f0 +9428 clk cpu0 R X0 00000000000001F0 +9429 clk cpu0 IT (9393) 00010cb0:000010010cb0_NS b94033e1 O EL1h_n : LDR w1,[sp,#0x30] +9429 clk cpu0 MR4 03700650:000000f00650_NS 00000001 +9429 clk cpu0 R X1 0000000000000001 +9430 clk cpu0 IT (9394) 00010cb4:000010010cb4_NS b9402fe2 O EL1h_n : LDR w2,[sp,#0x2c] +9430 clk cpu0 MR4 0370064c:000000f0064c_NS 00000003 +9430 clk cpu0 R X2 0000000000000003 +9431 clk cpu0 IT (9395) 00010cb8:000010010cb8_NS 94022a8f O EL1h_n : BL 0x9b6f4 +9431 clk cpu0 R X30 0000000000010CBC +9432 clk cpu0 IT (9396) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9432 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9432 clk cpu0 R SP_EL1 0000000003700600 +9433 clk cpu0 IT (9397) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9433 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9433 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010cbc +9434 clk cpu0 IT (9398) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9434 clk cpu0 R cpsr 220003c5 +9435 clk cpu0 IT (9399) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9435 clk cpu0 R X19 00000000000001F0 +9436 clk cpu0 IS (9400) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9437 clk cpu0 IT (9401) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9437 clk cpu0 R cpsr 620003c5 +9438 clk cpu0 IT (9402) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9439 clk cpu0 IT (9403) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9439 clk cpu0 R X1 00000000000001F0 +9440 clk cpu0 IT (9404) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9440 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9440 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010cbc +9440 clk cpu0 R X19 1818181818181818 +9440 clk cpu0 R X30 0000000000010CBC +9441 clk cpu0 IT (9405) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9441 clk cpu0 R X0 0000000000000001 +9442 clk cpu0 IT (9406) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9442 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9442 clk cpu0 R SP_EL1 0000000003700620 +9442 clk cpu0 R X20 001FFFFFFFFFFFFE +9443 clk cpu0 IT (9407) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9444 clk cpu0 IT (9408) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9444 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9444 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010cbc +9444 clk cpu0 R SP_EL1 0000000003700610 +9445 clk cpu0 IT (9409) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9445 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9445 clk cpu0 R cpsr 620003c5 +9445 clk cpu0 R PMBIDR_EL1 00000030 +9445 clk cpu0 R ESR_EL1 56000005 +9445 clk cpu0 R SPSR_EL1 620003c5 +9445 clk cpu0 R TRBIDR_EL1 000000000000002b +9445 clk cpu0 R ELR_EL1 000000000009ef50 +9446 clk cpu0 IT (9410) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9447 clk cpu0 IT (9411) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9447 clk cpu0 R SP_EL1 0000000003700510 +9448 clk cpu0 IT (9412) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9448 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9448 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001f0 +9449 clk cpu0 IT (9413) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9449 clk cpu0 R X0 0000000056000005 +9450 clk cpu0 IT (9414) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9450 clk cpu0 R X1 0000000000000015 +9451 clk cpu0 IT (9415) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9451 clk cpu0 R cpsr 620003c5 +9452 clk cpu0 IT (9416) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9453 clk cpu0 IT (9417) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9453 clk cpu0 R X1 0000000000000005 +9454 clk cpu0 IT (9418) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9454 clk cpu0 R cpsr 620003c5 +9455 clk cpu0 IS (9419) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9456 clk cpu0 IT (9420) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9456 clk cpu0 R cpsr 820003c5 +9457 clk cpu0 IS (9421) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9458 clk cpu0 IT (9422) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9458 clk cpu0 R cpsr 820003c5 +9459 clk cpu0 IS (9423) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9460 clk cpu0 IT (9424) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9460 clk cpu0 R cpsr 820003c5 +9461 clk cpu0 IS (9425) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9462 clk cpu0 IT (9426) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9462 clk cpu0 R cpsr 820003c5 +9463 clk cpu0 IS (9427) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9464 clk cpu0 IT (9428) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9464 clk cpu0 R cpsr 820003c5 +9465 clk cpu0 IS (9429) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9466 clk cpu0 IT (9430) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9466 clk cpu0 R cpsr 820003c5 +9467 clk cpu0 IS (9431) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9468 clk cpu0 IT (9432) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9468 clk cpu0 R cpsr 620003c5 +9469 clk cpu0 IT (9433) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9470 clk cpu0 IT (9434) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9470 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9470 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001f0 +9470 clk cpu0 R X0 0000000000000001 +9470 clk cpu0 R X1 00000000000001F0 +9471 clk cpu0 IT (9435) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9471 clk cpu0 R SP_EL1 0000000003700610 +9472 clk cpu0 IT (9436) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9472 clk cpu0 R X0 00000000000001F0 +9473 clk cpu0 IT (9437) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9473 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9473 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010cbc +9473 clk cpu0 R SP_EL1 0000000003700600 +9474 clk cpu0 IT (9438) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9474 clk cpu0 R X30 00000000000381B4 +9475 clk cpu0 IT (9439) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9475 clk cpu0 R X9 0000000003003000 +9476 clk cpu0 IT (9440) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9476 clk cpu0 R X8 000000000000007C +9477 clk cpu0 IT (9441) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9477 clk cpu0 R X9 00000000030039C8 +9478 clk cpu0 IT (9442) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9478 clk cpu0 MR8 03003da8:000000803da8_NS 00000000_0009f798 +9478 clk cpu0 R X0 000000000009F798 +9479 clk cpu0 IT (9443) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9479 clk cpu0 R cpsr 620007c5 +9480 clk cpu0 IT (9444) 0009f798:00001009f798_NS d5310ce0 O EL1h_n : MRS x0,TRCIDR4 +9480 clk cpu0 R cpsr 620003c5 +9480 clk cpu0 R X0 0000000011180004 +9481 clk cpu0 IT (9445) 0009f79c:00001009f79c_NS d65f03c0 O EL1h_n : RET +9482 clk cpu0 IT (9446) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9482 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9482 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010cbc +9482 clk cpu0 R SP_EL1 0000000003700610 +9482 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9482 clk cpu0 R X30 0000000000010CBC +9483 clk cpu0 IT (9447) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9483 clk cpu0 R cpsr 620003c5 +9483 clk cpu0 R PMBIDR_EL1 00000030 +9483 clk cpu0 R TRBIDR_EL1 000000000000002b +9484 clk cpu0 IT (9448) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9484 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9484 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010cbc +9484 clk cpu0 R SP_EL1 0000000003700620 +9484 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9484 clk cpu0 R X30 0000000000010CBC +9485 clk cpu0 IT (9449) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9486 clk cpu0 IT (9450) 00010cbc:000010010cbc_NS b90197e0 O EL1h_n : STR w0,[sp,#0x194] +9486 clk cpu0 MW4 037007b4:000000f007b4_NS 11180004 +9486 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0067 INVAL 0x000010090cc0_NS +9486 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0067 ALLOC 0x000010010cc0_NS +9486 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0333 ALLOC 0x000010010cc0_NS +9487 clk cpu0 IT (9451) 00010cc0:000010010cc0_NS b94197e8 O EL1h_n : LDR w8,[sp,#0x194] +9487 clk cpu0 MR4 037007b4:000000f007b4_NS 11180004 +9487 clk cpu0 R X8 0000000011180004 +9488 clk cpu0 IT (9452) 00010cc4:000010010cc4_NS 52a001e9 O EL1h_n : MOV w9,#0xf0000 +9488 clk cpu0 R X9 00000000000F0000 +9489 clk cpu0 IT (9453) 00010cc8:000010010cc8_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9489 clk cpu0 R X8 0000000000080000 +9490 clk cpu0 IT (9454) 00010ccc:000010010ccc_NS 52800209 O EL1h_n : MOV w9,#0x10 +9490 clk cpu0 R X9 0000000000000010 +9491 clk cpu0 IT (9455) 00010cd0:000010010cd0_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9491 clk cpu0 R X8 0000000000000008 +9492 clk cpu0 IT (9456) 00010cd4:000010010cd4_NS b90197e8 O EL1h_n : STR w8,[sp,#0x194] +9492 clk cpu0 MW4 037007b4:000000f007b4_NS 00000008 +9493 clk cpu0 IT (9457) 00010cd8:000010010cd8_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9493 clk cpu0 MR4 037007b8:000000f007b8_NS 0000000f +9493 clk cpu0 R X8 000000000000000F +9494 clk cpu0 IT (9458) 00010cdc:000010010cdc_NS 71000d1f O EL1h_n : CMP w8,#3 +9494 clk cpu0 R cpsr 220003c5 +9495 clk cpu0 IT (9459) 00010ce0:000010010ce0_NS 1a9fb7e8 O EL1h_n : CSET w8,GE +9495 clk cpu0 R X8 0000000000000001 +9496 clk cpu0 IT (9460) 00010ce4:000010010ce4_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10cec +9497 clk cpu0 IT (9461) 00010cec:000010010cec_NS b94197e8 O EL1h_n : LDR w8,[sp,#0x194] +9497 clk cpu0 MR4 037007b4:000000f007b4_NS 00000008 +9497 clk cpu0 R X8 0000000000000008 +9498 clk cpu0 IS (9462) 00010cf0:000010010cf0_NS 34000108 O EL1h_n : CBZ w8,0x10d10 +9499 clk cpu0 IT (9463) 00010cf4:000010010cf4_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9499 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9500 clk cpu0 IT (9464) 00010cf8:000010010cf8_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9500 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9500 clk cpu0 R X2 0000000000000000 +9501 clk cpu0 IT (9465) 00010cfc:000010010cfc_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9501 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9501 clk cpu0 R X4 0000000000000000 +9501 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0068 INVAL 0x000010090d00_NS +9501 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0068 ALLOC 0x000010010d00_NS +9501 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0342 ALLOC 0x000010010d00_NS +9502 clk cpu0 IT (9466) 00010d00:000010010d00_NS 52800400 O EL1h_n : MOV w0,#0x20 +9502 clk cpu0 R X0 0000000000000020 +9503 clk cpu0 IT (9467) 00010d04:000010010d04_NS 52800021 O EL1h_n : MOV w1,#1 +9503 clk cpu0 R X1 0000000000000001 +9504 clk cpu0 IT (9468) 00010d08:000010010d08_NS 52800063 O EL1h_n : MOV w3,#3 +9504 clk cpu0 R X3 0000000000000003 +9505 clk cpu0 IT (9469) 00010d0c:000010010d0c_NS 94023379 O EL1h_n : BL 0x9daf0 +9505 clk cpu0 R X30 0000000000010D10 +9506 clk cpu0 IT (9470) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9506 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9506 clk cpu0 R SP_EL1 00000000037005F0 +9507 clk cpu0 IT (9471) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9507 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9507 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9508 clk cpu0 IT (9472) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9508 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9508 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d10 +9509 clk cpu0 IT (9473) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9509 clk cpu0 R X19 0000000000000000 +9510 clk cpu0 IT (9474) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9510 clk cpu0 R cpsr 220003c5 +9511 clk cpu0 IT (9475) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9511 clk cpu0 R X20 0000000000000020 +9512 clk cpu0 IS (9476) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9513 clk cpu0 IT (9477) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9513 clk cpu0 R cpsr 620003c5 +9514 clk cpu0 IT (9478) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9515 clk cpu0 IT (9479) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9515 clk cpu0 R X1 0000000000000020 +9516 clk cpu0 IT (9480) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9516 clk cpu0 R X2 0000000000000000 +9517 clk cpu0 IT (9481) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9517 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9517 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d10 +9517 clk cpu0 R X19 1818181818181818 +9517 clk cpu0 R X30 0000000000010D10 +9518 clk cpu0 IT (9482) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9518 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9518 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9518 clk cpu0 R X20 001FFFFFFFFFFFFE +9518 clk cpu0 R X21 0000000000F00000 +9519 clk cpu0 IT (9483) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9519 clk cpu0 R X0 0000000000000002 +9520 clk cpu0 IT (9484) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9520 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9520 clk cpu0 R SP_EL1 0000000003700620 +9520 clk cpu0 R X22 FFFFFFFFFFFE0003 +9521 clk cpu0 IT (9485) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9522 clk cpu0 IT (9486) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9522 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9522 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d10 +9522 clk cpu0 R SP_EL1 0000000003700610 +9523 clk cpu0 IT (9487) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9523 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9523 clk cpu0 R cpsr 620003c5 +9523 clk cpu0 R PMBIDR_EL1 00000030 +9523 clk cpu0 R ESR_EL1 5600000a +9523 clk cpu0 R SPSR_EL1 620003c5 +9523 clk cpu0 R TRBIDR_EL1 000000000000002b +9523 clk cpu0 R ELR_EL1 000000000009ef60 +9524 clk cpu0 IT (9488) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9525 clk cpu0 IT (9489) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9525 clk cpu0 R SP_EL1 0000000003700510 +9526 clk cpu0 IT (9490) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9526 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9526 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000020 +9527 clk cpu0 IT (9491) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9527 clk cpu0 R X0 000000005600000A +9528 clk cpu0 IT (9492) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9528 clk cpu0 R X1 0000000000000015 +9529 clk cpu0 IT (9493) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9529 clk cpu0 R cpsr 620003c5 +9530 clk cpu0 IT (9494) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9531 clk cpu0 IT (9495) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9531 clk cpu0 R X1 000000000000000A +9532 clk cpu0 IT (9496) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9532 clk cpu0 R cpsr 220003c5 +9533 clk cpu0 IS (9497) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9534 clk cpu0 IT (9498) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9534 clk cpu0 R cpsr 620003c5 +9535 clk cpu0 IS (9499) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9536 clk cpu0 IT (9500) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9536 clk cpu0 R cpsr 220003c5 +9537 clk cpu0 IS (9501) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9538 clk cpu0 IT (9502) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9538 clk cpu0 R cpsr 220003c5 +9539 clk cpu0 IS (9503) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9540 clk cpu0 IT (9504) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9540 clk cpu0 R cpsr 220003c5 +9541 clk cpu0 IS (9505) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9542 clk cpu0 IT (9506) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9542 clk cpu0 R cpsr 220003c5 +9543 clk cpu0 IS (9507) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9544 clk cpu0 IT (9508) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9544 clk cpu0 R cpsr 220003c5 +9545 clk cpu0 IS (9509) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9546 clk cpu0 IT (9510) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9546 clk cpu0 R cpsr 220003c5 +9547 clk cpu0 IS (9511) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9548 clk cpu0 IT (9512) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9548 clk cpu0 R cpsr 620003c5 +9549 clk cpu0 IT (9513) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9550 clk cpu0 IT (9514) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9550 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9550 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000020 +9550 clk cpu0 R X0 0000000000000002 +9550 clk cpu0 R X1 0000000000000020 +9551 clk cpu0 IT (9515) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9551 clk cpu0 R SP_EL1 0000000003700610 +9552 clk cpu0 IT (9516) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9552 clk cpu0 R X0 0000000000000020 +9553 clk cpu0 IT (9517) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9553 clk cpu0 R X1 0000000000000000 +9554 clk cpu0 IT (9518) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9554 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9554 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010d10 +9554 clk cpu0 R SP_EL1 0000000003700600 +9555 clk cpu0 IT (9519) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9555 clk cpu0 R X30 00000000000381D4 +9556 clk cpu0 IT (9520) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9556 clk cpu0 R X9 0000000003006000 +9557 clk cpu0 IT (9521) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9557 clk cpu0 R X8 0000000000000008 +9558 clk cpu0 IT (9522) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9558 clk cpu0 R X9 00000000030062A0 +9559 clk cpu0 IT (9523) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9559 clk cpu0 MR8 030062e0:0000008062e0_NS 00000000_000a10fc +9559 clk cpu0 R X2 00000000000A10FC +9560 clk cpu0 IT (9524) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9560 clk cpu0 R X0 0000000000000000 +9561 clk cpu0 IT (9525) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9561 clk cpu0 R cpsr 620007c5 +9562 clk cpu0 IT (9526) 000a10fc:0000100a10fc_NS d5110800 O EL1h_n : MSR TRCEVENTCTL0R,x0 +9562 clk cpu0 R cpsr 620003c5 +9562 clk cpu0 R TRCEVENTCTL0R 00000000:00000000 +9563 clk cpu0 IT (9527) 000a1100:0000100a1100_NS d65f03c0 O EL1h_n : RET +9564 clk cpu0 IT (9528) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9564 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9564 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010d10 +9564 clk cpu0 R SP_EL1 0000000003700610 +9564 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9564 clk cpu0 R X30 0000000000010D10 +9565 clk cpu0 IT (9529) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9565 clk cpu0 R cpsr 620003c5 +9565 clk cpu0 R PMBIDR_EL1 00000030 +9565 clk cpu0 R TRBIDR_EL1 000000000000002b +9566 clk cpu0 IT (9530) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9566 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9566 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d10 +9566 clk cpu0 R SP_EL1 0000000003700620 +9566 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9566 clk cpu0 R X30 0000000000010D10 +9567 clk cpu0 IT (9531) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9568 clk cpu0 IT (9532) 00010d10:000010010d10_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9568 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9569 clk cpu0 IT (9533) 00010d14:000010010d14_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9569 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9569 clk cpu0 R X2 0000000000000000 +9570 clk cpu0 IT (9534) 00010d18:000010010d18_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9570 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9570 clk cpu0 R X4 0000000000000000 +9571 clk cpu0 IT (9535) 00010d1c:000010010d1c_NS 52800480 O EL1h_n : MOV w0,#0x24 +9571 clk cpu0 R X0 0000000000000024 +9572 clk cpu0 IT (9536) 00010d20:000010010d20_NS 52800028 O EL1h_n : MOV w8,#1 +9572 clk cpu0 R X8 0000000000000001 +9573 clk cpu0 IT (9537) 00010d24:000010010d24_NS 2a0803e1 O EL1h_n : MOV w1,w8 +9573 clk cpu0 R X1 0000000000000001 +9574 clk cpu0 IT (9538) 00010d28:000010010d28_NS 52800069 O EL1h_n : MOV w9,#3 +9574 clk cpu0 R X9 0000000000000003 +9575 clk cpu0 IT (9539) 00010d2c:000010010d2c_NS 2a0903e3 O EL1h_n : MOV w3,w9 +9575 clk cpu0 R X3 0000000000000003 +9576 clk cpu0 IT (9540) 00010d30:000010010d30_NS b9002be8 O EL1h_n : STR w8,[sp,#0x28] +9576 clk cpu0 MW4 03700648:000000f00648_NS 00000001 +9577 clk cpu0 IT (9541) 00010d34:000010010d34_NS b90027e9 O EL1h_n : STR w9,[sp,#0x24] +9577 clk cpu0 MW4 03700644:000000f00644_NS 00000003 +9578 clk cpu0 IT (9542) 00010d38:000010010d38_NS 9402336e O EL1h_n : BL 0x9daf0 +9578 clk cpu0 R X30 0000000000010D3C +9579 clk cpu0 IT (9543) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9579 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9579 clk cpu0 R SP_EL1 00000000037005F0 +9580 clk cpu0 IT (9544) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9580 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9580 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9581 clk cpu0 IT (9545) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9581 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9581 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d3c +9582 clk cpu0 IT (9546) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9582 clk cpu0 R X19 0000000000000000 +9583 clk cpu0 IT (9547) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9583 clk cpu0 R cpsr 220003c5 +9584 clk cpu0 IT (9548) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9584 clk cpu0 R X20 0000000000000024 +9585 clk cpu0 IS (9549) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9586 clk cpu0 IT (9550) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9586 clk cpu0 R cpsr 620003c5 +9587 clk cpu0 IT (9551) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9588 clk cpu0 IT (9552) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9588 clk cpu0 R X1 0000000000000024 +9589 clk cpu0 IT (9553) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9589 clk cpu0 R X2 0000000000000000 +9590 clk cpu0 IT (9554) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9590 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9590 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d3c +9590 clk cpu0 R X19 1818181818181818 +9590 clk cpu0 R X30 0000000000010D3C +9591 clk cpu0 IT (9555) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9591 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9591 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9591 clk cpu0 R X20 001FFFFFFFFFFFFE +9591 clk cpu0 R X21 0000000000F00000 +9592 clk cpu0 IT (9556) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9592 clk cpu0 R X0 0000000000000002 +9593 clk cpu0 IT (9557) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9593 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9593 clk cpu0 R SP_EL1 0000000003700620 +9593 clk cpu0 R X22 FFFFFFFFFFFE0003 +9594 clk cpu0 IT (9558) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9595 clk cpu0 IT (9559) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9595 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9595 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d3c +9595 clk cpu0 R SP_EL1 0000000003700610 +9596 clk cpu0 IT (9560) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9596 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9596 clk cpu0 R cpsr 620003c5 +9596 clk cpu0 R PMBIDR_EL1 00000030 +9596 clk cpu0 R ESR_EL1 5600000a +9596 clk cpu0 R SPSR_EL1 620003c5 +9596 clk cpu0 R TRBIDR_EL1 000000000000002b +9596 clk cpu0 R ELR_EL1 000000000009ef60 +9597 clk cpu0 IT (9561) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9598 clk cpu0 IT (9562) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9598 clk cpu0 R SP_EL1 0000000003700510 +9599 clk cpu0 IT (9563) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9599 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9599 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000024 +9600 clk cpu0 IT (9564) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9600 clk cpu0 R X0 000000005600000A +9601 clk cpu0 IT (9565) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9601 clk cpu0 R X1 0000000000000015 +9602 clk cpu0 IT (9566) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9602 clk cpu0 R cpsr 620003c5 +9603 clk cpu0 IT (9567) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9604 clk cpu0 IT (9568) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9604 clk cpu0 R X1 000000000000000A +9605 clk cpu0 IT (9569) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9605 clk cpu0 R cpsr 220003c5 +9606 clk cpu0 IS (9570) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9607 clk cpu0 IT (9571) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9607 clk cpu0 R cpsr 620003c5 +9608 clk cpu0 IS (9572) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9609 clk cpu0 IT (9573) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9609 clk cpu0 R cpsr 220003c5 +9610 clk cpu0 IS (9574) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9611 clk cpu0 IT (9575) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9611 clk cpu0 R cpsr 220003c5 +9612 clk cpu0 IS (9576) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9613 clk cpu0 IT (9577) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9613 clk cpu0 R cpsr 220003c5 +9614 clk cpu0 IS (9578) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9615 clk cpu0 IT (9579) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9615 clk cpu0 R cpsr 220003c5 +9616 clk cpu0 IS (9580) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9617 clk cpu0 IT (9581) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9617 clk cpu0 R cpsr 220003c5 +9618 clk cpu0 IS (9582) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9619 clk cpu0 IT (9583) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9619 clk cpu0 R cpsr 220003c5 +9620 clk cpu0 IS (9584) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9621 clk cpu0 IT (9585) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9621 clk cpu0 R cpsr 620003c5 +9622 clk cpu0 IT (9586) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9623 clk cpu0 IT (9587) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9623 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9623 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000024 +9623 clk cpu0 R X0 0000000000000002 +9623 clk cpu0 R X1 0000000000000024 +9624 clk cpu0 IT (9588) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9624 clk cpu0 R SP_EL1 0000000003700610 +9625 clk cpu0 IT (9589) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9625 clk cpu0 R X0 0000000000000024 +9626 clk cpu0 IT (9590) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9626 clk cpu0 R X1 0000000000000000 +9627 clk cpu0 IT (9591) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9627 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9627 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010d3c +9627 clk cpu0 R SP_EL1 0000000003700600 +9628 clk cpu0 IT (9592) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9628 clk cpu0 R X30 00000000000381D4 +9629 clk cpu0 IT (9593) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9629 clk cpu0 R X9 0000000003006000 +9630 clk cpu0 IT (9594) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9630 clk cpu0 R X8 0000000000000009 +9631 clk cpu0 IT (9595) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9631 clk cpu0 R X9 00000000030062A0 +9632 clk cpu0 IT (9596) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9632 clk cpu0 MR8 030062e8:0000008062e8_NS 00000000_000a1104 +9632 clk cpu0 R X2 00000000000A1104 +9633 clk cpu0 IT (9597) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9633 clk cpu0 R X0 0000000000000000 +9634 clk cpu0 IT (9598) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9634 clk cpu0 R cpsr 620007c5 +9635 clk cpu0 IT (9599) 000a1104:0000100a1104_NS d5110900 O EL1h_n : MSR TRCEVENTCTL1R,x0 +9635 clk cpu0 R cpsr 620003c5 +9635 clk cpu0 R TRCEVENTCTL1R 00000000:00000000 +9636 clk cpu0 IT (9600) 000a1108:0000100a1108_NS d65f03c0 O EL1h_n : RET +9637 clk cpu0 IT (9601) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9637 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9637 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010d3c +9637 clk cpu0 R SP_EL1 0000000003700610 +9637 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9637 clk cpu0 R X30 0000000000010D3C +9638 clk cpu0 IT (9602) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9638 clk cpu0 R cpsr 620003c5 +9638 clk cpu0 R PMBIDR_EL1 00000030 +9638 clk cpu0 R TRBIDR_EL1 000000000000002b +9639 clk cpu0 IT (9603) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9639 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9639 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d3c +9639 clk cpu0 R SP_EL1 0000000003700620 +9639 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9639 clk cpu0 R X30 0000000000010D3C +9640 clk cpu0 IT (9604) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9641 clk cpu0 IT (9605) 00010d3c:000010010d3c_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9641 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9641 clk cpu0 R X3 0000000000000000 +9641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006b INVAL 0x0000100a4d40_NS +9641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006b ALLOC 0x000010010d40_NS +9641 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0351 ALLOC 0x000010010d40_NS +9642 clk cpu0 IT (9606) 00010d40:000010010d40_NS 52803d80 O EL1h_n : MOV w0,#0x1ec +9642 clk cpu0 R X0 00000000000001EC +9643 clk cpu0 IT (9607) 00010d44:000010010d44_NS b9402be1 O EL1h_n : LDR w1,[sp,#0x28] +9643 clk cpu0 MR4 03700648:000000f00648_NS 00000001 +9643 clk cpu0 R X1 0000000000000001 +9644 clk cpu0 IT (9608) 00010d48:000010010d48_NS b94027e2 O EL1h_n : LDR w2,[sp,#0x24] +9644 clk cpu0 MR4 03700644:000000f00644_NS 00000003 +9644 clk cpu0 R X2 0000000000000003 +9645 clk cpu0 IT (9609) 00010d4c:000010010d4c_NS 94022a6a O EL1h_n : BL 0x9b6f4 +9645 clk cpu0 R X30 0000000000010D50 +9646 clk cpu0 IT (9610) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9646 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9646 clk cpu0 R SP_EL1 0000000003700600 +9647 clk cpu0 IT (9611) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9647 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9647 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d50 +9648 clk cpu0 IT (9612) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9648 clk cpu0 R cpsr 220003c5 +9649 clk cpu0 IT (9613) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9649 clk cpu0 R X19 00000000000001EC +9650 clk cpu0 IS (9614) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9651 clk cpu0 IT (9615) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9651 clk cpu0 R cpsr 620003c5 +9652 clk cpu0 IT (9616) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9653 clk cpu0 IT (9617) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9653 clk cpu0 R X1 00000000000001EC +9654 clk cpu0 IT (9618) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9654 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9654 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d50 +9654 clk cpu0 R X19 1818181818181818 +9654 clk cpu0 R X30 0000000000010D50 +9655 clk cpu0 IT (9619) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9655 clk cpu0 R X0 0000000000000001 +9656 clk cpu0 IT (9620) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9656 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9656 clk cpu0 R SP_EL1 0000000003700620 +9656 clk cpu0 R X20 001FFFFFFFFFFFFE +9657 clk cpu0 IT (9621) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9658 clk cpu0 IT (9622) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9658 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9658 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d50 +9658 clk cpu0 R SP_EL1 0000000003700610 +9659 clk cpu0 IT (9623) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9659 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9659 clk cpu0 R cpsr 620003c5 +9659 clk cpu0 R PMBIDR_EL1 00000030 +9659 clk cpu0 R ESR_EL1 56000005 +9659 clk cpu0 R SPSR_EL1 620003c5 +9659 clk cpu0 R TRBIDR_EL1 000000000000002b +9659 clk cpu0 R ELR_EL1 000000000009ef50 +9660 clk cpu0 IT (9624) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9661 clk cpu0 IT (9625) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9661 clk cpu0 R SP_EL1 0000000003700510 +9662 clk cpu0 IT (9626) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9662 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9662 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001ec +9663 clk cpu0 IT (9627) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9663 clk cpu0 R X0 0000000056000005 +9664 clk cpu0 IT (9628) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9664 clk cpu0 R X1 0000000000000015 +9665 clk cpu0 IT (9629) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9665 clk cpu0 R cpsr 620003c5 +9666 clk cpu0 IT (9630) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9667 clk cpu0 IT (9631) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9667 clk cpu0 R X1 0000000000000005 +9668 clk cpu0 IT (9632) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9668 clk cpu0 R cpsr 620003c5 +9669 clk cpu0 IS (9633) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9670 clk cpu0 IT (9634) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9670 clk cpu0 R cpsr 820003c5 +9671 clk cpu0 IS (9635) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9672 clk cpu0 IT (9636) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9672 clk cpu0 R cpsr 820003c5 +9673 clk cpu0 IS (9637) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9674 clk cpu0 IT (9638) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9674 clk cpu0 R cpsr 820003c5 +9675 clk cpu0 IS (9639) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9676 clk cpu0 IT (9640) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9676 clk cpu0 R cpsr 820003c5 +9677 clk cpu0 IS (9641) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9678 clk cpu0 IT (9642) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9678 clk cpu0 R cpsr 820003c5 +9679 clk cpu0 IS (9643) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9680 clk cpu0 IT (9644) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9680 clk cpu0 R cpsr 820003c5 +9681 clk cpu0 IS (9645) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9682 clk cpu0 IT (9646) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9682 clk cpu0 R cpsr 620003c5 +9683 clk cpu0 IT (9647) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9684 clk cpu0 IT (9648) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9684 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9684 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001ec +9684 clk cpu0 R X0 0000000000000001 +9684 clk cpu0 R X1 00000000000001EC +9685 clk cpu0 IT (9649) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9685 clk cpu0 R SP_EL1 0000000003700610 +9686 clk cpu0 IT (9650) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9686 clk cpu0 R X0 00000000000001EC +9687 clk cpu0 IT (9651) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9687 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9687 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010d50 +9687 clk cpu0 R SP_EL1 0000000003700600 +9688 clk cpu0 IT (9652) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9688 clk cpu0 R X30 00000000000381B4 +9689 clk cpu0 IT (9653) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9689 clk cpu0 R X9 0000000003003000 +9690 clk cpu0 IT (9654) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9690 clk cpu0 R X8 000000000000007B +9691 clk cpu0 IT (9655) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9691 clk cpu0 R X9 00000000030039C8 +9692 clk cpu0 IT (9656) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9692 clk cpu0 MR8 03003da0:000000803da0_NS 00000000_0009f790 +9692 clk cpu0 R X0 000000000009F790 +9693 clk cpu0 IT (9657) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9693 clk cpu0 R cpsr 620007c5 +9694 clk cpu0 IT (9658) 0009f790:00001009f790_NS d5310be0 O EL1h_n : MRS x0,TRCIDR3 +9694 clk cpu0 R cpsr 620003c5 +9694 clk cpu0 R X0 000000000D7F0004 +9695 clk cpu0 IT (9659) 0009f794:00001009f794_NS d65f03c0 O EL1h_n : RET +9696 clk cpu0 IT (9660) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9696 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9696 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010d50 +9696 clk cpu0 R SP_EL1 0000000003700610 +9696 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9696 clk cpu0 R X30 0000000000010D50 +9697 clk cpu0 IT (9661) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9697 clk cpu0 R cpsr 620003c5 +9697 clk cpu0 R PMBIDR_EL1 00000030 +9697 clk cpu0 R TRBIDR_EL1 000000000000002b +9698 clk cpu0 IT (9662) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9698 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9698 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d50 +9698 clk cpu0 R SP_EL1 0000000003700620 +9698 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9698 clk cpu0 R X30 0000000000010D50 +9699 clk cpu0 IT (9663) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9700 clk cpu0 IT (9664) 00010d50:000010010d50_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +9700 clk cpu0 MW4 037007b8:000000f007b8_NS 0d7f0004 +9701 clk cpu0 IT (9665) 00010d54:000010010d54_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9701 clk cpu0 MR4 037007b8:000000f007b8_NS 0d7f0004 +9701 clk cpu0 R X8 000000000D7F0004 +9702 clk cpu0 IT (9666) 00010d58:000010010d58_NS 52a08009 O EL1h_n : MOV w9,#0x4000000 +9702 clk cpu0 R X9 0000000004000000 +9703 clk cpu0 IT (9667) 00010d5c:000010010d5c_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9703 clk cpu0 R X8 0000000004000000 +9704 clk cpu0 IT (9668) 00010d60:000010010d60_NS 52800349 O EL1h_n : MOV w9,#0x1a +9704 clk cpu0 R X9 000000000000001A +9705 clk cpu0 IT (9669) 00010d64:000010010d64_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9705 clk cpu0 R X8 0000000000000001 +9706 clk cpu0 IT (9670) 00010d68:000010010d68_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9706 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +9707 clk cpu0 IT (9671) 00010d6c:000010010d6c_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9707 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +9707 clk cpu0 R X8 0000000000000001 +9708 clk cpu0 IT (9672) 00010d70:000010010d70_NS 7100051f O EL1h_n : CMP w8,#1 +9708 clk cpu0 R cpsr 620003c5 +9709 clk cpu0 IT (9673) 00010d74:000010010d74_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +9709 clk cpu0 R X8 0000000000000001 +9710 clk cpu0 IT (9674) 00010d78:000010010d78_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10d80 +9710 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006c INVAL 0x000010090d80_NS +9710 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006c ALLOC 0x000010010d80_NS +9710 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0361 ALLOC 0x000010010d80_NS +9711 clk cpu0 IT (9675) 00010d80:000010010d80_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9711 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9712 clk cpu0 IT (9676) 00010d84:000010010d84_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9712 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9712 clk cpu0 R X2 0000000000000000 +9713 clk cpu0 IT (9677) 00010d88:000010010d88_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9713 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9713 clk cpu0 R X4 0000000000000000 +9714 clk cpu0 IT (9678) 00010d8c:000010010d8c_NS 52800580 O EL1h_n : MOV w0,#0x2c +9714 clk cpu0 R X0 000000000000002C +9715 clk cpu0 IT (9679) 00010d90:000010010d90_NS 52800021 O EL1h_n : MOV w1,#1 +9715 clk cpu0 R X1 0000000000000001 +9716 clk cpu0 IT (9680) 00010d94:000010010d94_NS 52800063 O EL1h_n : MOV w3,#3 +9716 clk cpu0 R X3 0000000000000003 +9717 clk cpu0 IT (9681) 00010d98:000010010d98_NS 94023356 O EL1h_n : BL 0x9daf0 +9717 clk cpu0 R X30 0000000000010D9C +9718 clk cpu0 IT (9682) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9718 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9718 clk cpu0 R SP_EL1 00000000037005F0 +9719 clk cpu0 IT (9683) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9719 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9719 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9720 clk cpu0 IT (9684) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9720 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9720 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d9c +9721 clk cpu0 IT (9685) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9721 clk cpu0 R X19 0000000000000000 +9722 clk cpu0 IT (9686) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9722 clk cpu0 R cpsr 220003c5 +9723 clk cpu0 IT (9687) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9723 clk cpu0 R X20 000000000000002C +9724 clk cpu0 IS (9688) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9725 clk cpu0 IT (9689) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9725 clk cpu0 R cpsr 620003c5 +9726 clk cpu0 IT (9690) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9727 clk cpu0 IT (9691) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9727 clk cpu0 R X1 000000000000002C +9728 clk cpu0 IT (9692) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9728 clk cpu0 R X2 0000000000000000 +9729 clk cpu0 IT (9693) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9729 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9729 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d9c +9729 clk cpu0 R X19 1818181818181818 +9729 clk cpu0 R X30 0000000000010D9C +9730 clk cpu0 IT (9694) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9730 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9730 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9730 clk cpu0 R X20 001FFFFFFFFFFFFE +9730 clk cpu0 R X21 0000000000F00000 +9731 clk cpu0 IT (9695) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9731 clk cpu0 R X0 0000000000000002 +9732 clk cpu0 IT (9696) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9732 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9732 clk cpu0 R SP_EL1 0000000003700620 +9732 clk cpu0 R X22 FFFFFFFFFFFE0003 +9733 clk cpu0 IT (9697) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9734 clk cpu0 IT (9698) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9734 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9734 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010d9c +9734 clk cpu0 R SP_EL1 0000000003700610 +9735 clk cpu0 IT (9699) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9735 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9735 clk cpu0 R cpsr 620003c5 +9735 clk cpu0 R PMBIDR_EL1 00000030 +9735 clk cpu0 R ESR_EL1 5600000a +9735 clk cpu0 R SPSR_EL1 620003c5 +9735 clk cpu0 R TRBIDR_EL1 000000000000002b +9735 clk cpu0 R ELR_EL1 000000000009ef60 +9736 clk cpu0 IT (9700) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9737 clk cpu0 IT (9701) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9737 clk cpu0 R SP_EL1 0000000003700510 +9738 clk cpu0 IT (9702) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9738 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9738 clk cpu0 MW8 03700518:000000f00518_NS 00000000_0000002c +9739 clk cpu0 IT (9703) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9739 clk cpu0 R X0 000000005600000A +9740 clk cpu0 IT (9704) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9740 clk cpu0 R X1 0000000000000015 +9741 clk cpu0 IT (9705) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9741 clk cpu0 R cpsr 620003c5 +9742 clk cpu0 IT (9706) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9743 clk cpu0 IT (9707) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9743 clk cpu0 R X1 000000000000000A +9744 clk cpu0 IT (9708) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9744 clk cpu0 R cpsr 220003c5 +9745 clk cpu0 IS (9709) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9746 clk cpu0 IT (9710) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9746 clk cpu0 R cpsr 620003c5 +9747 clk cpu0 IS (9711) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9748 clk cpu0 IT (9712) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9748 clk cpu0 R cpsr 220003c5 +9749 clk cpu0 IS (9713) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9750 clk cpu0 IT (9714) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9750 clk cpu0 R cpsr 220003c5 +9751 clk cpu0 IS (9715) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9752 clk cpu0 IT (9716) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9752 clk cpu0 R cpsr 220003c5 +9753 clk cpu0 IS (9717) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9754 clk cpu0 IT (9718) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9754 clk cpu0 R cpsr 220003c5 +9755 clk cpu0 IS (9719) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9756 clk cpu0 IT (9720) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9756 clk cpu0 R cpsr 220003c5 +9757 clk cpu0 IS (9721) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9758 clk cpu0 IT (9722) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9758 clk cpu0 R cpsr 220003c5 +9759 clk cpu0 IS (9723) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9760 clk cpu0 IT (9724) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9760 clk cpu0 R cpsr 620003c5 +9761 clk cpu0 IT (9725) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9762 clk cpu0 IT (9726) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9762 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9762 clk cpu0 MR8 03700518:000000f00518_NS 00000000_0000002c +9762 clk cpu0 R X0 0000000000000002 +9762 clk cpu0 R X1 000000000000002C +9763 clk cpu0 IT (9727) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9763 clk cpu0 R SP_EL1 0000000003700610 +9764 clk cpu0 IT (9728) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9764 clk cpu0 R X0 000000000000002C +9765 clk cpu0 IT (9729) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9765 clk cpu0 R X1 0000000000000000 +9766 clk cpu0 IT (9730) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9766 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9766 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010d9c +9766 clk cpu0 R SP_EL1 0000000003700600 +9767 clk cpu0 IT (9731) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9767 clk cpu0 R X30 00000000000381D4 +9768 clk cpu0 IT (9732) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9768 clk cpu0 R X9 0000000003006000 +9769 clk cpu0 IT (9733) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9769 clk cpu0 R X8 000000000000000B +9770 clk cpu0 IT (9734) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9770 clk cpu0 R X9 00000000030062A0 +9771 clk cpu0 IT (9735) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9771 clk cpu0 MR8 030062f8:0000008062f8_NS 00000000_000a1114 +9771 clk cpu0 R X2 00000000000A1114 +9772 clk cpu0 IT (9736) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9772 clk cpu0 R X0 0000000000000000 +9773 clk cpu0 IT (9737) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9773 clk cpu0 R cpsr 620007c5 +9774 clk cpu0 IT (9738) 000a1114:0000100a1114_NS d5110b00 O EL1h_n : MSR TRCSTALLCTLR,x0 +9774 clk cpu0 R cpsr 620003c5 +9774 clk cpu0 R TRCSTALLCTLR 00000000:00000000 +9775 clk cpu0 IT (9739) 000a1118:0000100a1118_NS d65f03c0 O EL1h_n : RET +9776 clk cpu0 IT (9740) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9776 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9776 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010d9c +9776 clk cpu0 R SP_EL1 0000000003700610 +9776 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9776 clk cpu0 R X30 0000000000010D9C +9777 clk cpu0 IT (9741) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9777 clk cpu0 R cpsr 620003c5 +9777 clk cpu0 R PMBIDR_EL1 00000030 +9777 clk cpu0 R TRBIDR_EL1 000000000000002b +9778 clk cpu0 IT (9742) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9778 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9778 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010d9c +9778 clk cpu0 R SP_EL1 0000000003700620 +9778 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9778 clk cpu0 R X30 0000000000010D9C +9779 clk cpu0 IT (9743) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9780 clk cpu0 IT (9744) 00010d9c:000010010d9c_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +9780 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9780 clk cpu0 R X3 0000000000000000 +9781 clk cpu0 IT (9745) 00010da0:000010010da0_NS 52803c00 O EL1h_n : MOV w0,#0x1e0 +9781 clk cpu0 R X0 00000000000001E0 +9782 clk cpu0 IT (9746) 00010da4:000010010da4_NS 52800021 O EL1h_n : MOV w1,#1 +9782 clk cpu0 R X1 0000000000000001 +9783 clk cpu0 IT (9747) 00010da8:000010010da8_NS 52800062 O EL1h_n : MOV w2,#3 +9783 clk cpu0 R X2 0000000000000003 +9784 clk cpu0 IT (9748) 00010dac:000010010dac_NS 94022a52 O EL1h_n : BL 0x9b6f4 +9784 clk cpu0 R X30 0000000000010DB0 +9785 clk cpu0 IT (9749) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +9785 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +9785 clk cpu0 R SP_EL1 0000000003700600 +9786 clk cpu0 IT (9750) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +9786 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9786 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010db0 +9787 clk cpu0 IT (9751) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +9787 clk cpu0 R cpsr 220003c5 +9788 clk cpu0 IT (9752) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +9788 clk cpu0 R X19 00000000000001E0 +9789 clk cpu0 IS (9753) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +9790 clk cpu0 IT (9754) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +9790 clk cpu0 R cpsr 620003c5 +9791 clk cpu0 IT (9755) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +9792 clk cpu0 IT (9756) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +9792 clk cpu0 R X1 00000000000001E0 +9793 clk cpu0 IT (9757) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +9793 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9793 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010db0 +9793 clk cpu0 R X19 1818181818181818 +9793 clk cpu0 R X30 0000000000010DB0 +9794 clk cpu0 IT (9758) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +9794 clk cpu0 R X0 0000000000000001 +9795 clk cpu0 IT (9759) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +9795 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +9795 clk cpu0 R SP_EL1 0000000003700620 +9795 clk cpu0 R X20 001FFFFFFFFFFFFE +9796 clk cpu0 IT (9760) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +9797 clk cpu0 IT (9761) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9797 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9797 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010db0 +9797 clk cpu0 R SP_EL1 0000000003700610 +9798 clk cpu0 IT (9762) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +9798 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9798 clk cpu0 R cpsr 620003c5 +9798 clk cpu0 R PMBIDR_EL1 00000030 +9798 clk cpu0 R ESR_EL1 56000005 +9798 clk cpu0 R SPSR_EL1 620003c5 +9798 clk cpu0 R TRBIDR_EL1 000000000000002b +9798 clk cpu0 R ELR_EL1 000000000009ef50 +9799 clk cpu0 IT (9763) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9800 clk cpu0 IT (9764) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9800 clk cpu0 R SP_EL1 0000000003700510 +9801 clk cpu0 IT (9765) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9801 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +9801 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001e0 +9802 clk cpu0 IT (9766) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9802 clk cpu0 R X0 0000000056000005 +9803 clk cpu0 IT (9767) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9803 clk cpu0 R X1 0000000000000015 +9804 clk cpu0 IT (9768) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9804 clk cpu0 R cpsr 620003c5 +9805 clk cpu0 IT (9769) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9806 clk cpu0 IT (9770) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9806 clk cpu0 R X1 0000000000000005 +9807 clk cpu0 IT (9771) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9807 clk cpu0 R cpsr 620003c5 +9808 clk cpu0 IS (9772) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9809 clk cpu0 IT (9773) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9809 clk cpu0 R cpsr 820003c5 +9810 clk cpu0 IS (9774) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9811 clk cpu0 IT (9775) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9811 clk cpu0 R cpsr 820003c5 +9812 clk cpu0 IS (9776) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9813 clk cpu0 IT (9777) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9813 clk cpu0 R cpsr 820003c5 +9814 clk cpu0 IS (9778) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9815 clk cpu0 IT (9779) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9815 clk cpu0 R cpsr 820003c5 +9816 clk cpu0 IS (9780) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9817 clk cpu0 IT (9781) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9817 clk cpu0 R cpsr 820003c5 +9818 clk cpu0 IS (9782) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9819 clk cpu0 IT (9783) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9819 clk cpu0 R cpsr 820003c5 +9820 clk cpu0 IS (9784) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9821 clk cpu0 IT (9785) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9821 clk cpu0 R cpsr 620003c5 +9822 clk cpu0 IT (9786) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9823 clk cpu0 IT (9787) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9823 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +9823 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001e0 +9823 clk cpu0 R X0 0000000000000001 +9823 clk cpu0 R X1 00000000000001E0 +9824 clk cpu0 IT (9788) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9824 clk cpu0 R SP_EL1 0000000003700610 +9825 clk cpu0 IT (9789) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +9825 clk cpu0 R X0 00000000000001E0 +9826 clk cpu0 IT (9790) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9826 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9826 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010db0 +9826 clk cpu0 R SP_EL1 0000000003700600 +9827 clk cpu0 IT (9791) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +9827 clk cpu0 R X30 00000000000381B4 +9828 clk cpu0 IT (9792) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +9828 clk cpu0 R X9 0000000003003000 +9829 clk cpu0 IT (9793) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9829 clk cpu0 R X8 0000000000000078 +9830 clk cpu0 IT (9794) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +9830 clk cpu0 R X9 00000000030039C8 +9831 clk cpu0 IT (9795) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +9831 clk cpu0 MR8 03003d88:000000803d88_NS 00000000_0009f778 +9831 clk cpu0 R X0 000000000009F778 +9832 clk cpu0 IT (9796) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +9832 clk cpu0 R cpsr 620007c5 +9833 clk cpu0 IT (9797) 0009f778:00001009f778_NS d53108e0 O EL1h_n : MRS x0,TRCIDR0 +9833 clk cpu0 R cpsr 620003c5 +9833 clk cpu0 R X0 0000000008000AA1 +9834 clk cpu0 IT (9798) 0009f77c:00001009f77c_NS d65f03c0 O EL1h_n : RET +9835 clk cpu0 IT (9799) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9835 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9835 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010db0 +9835 clk cpu0 R SP_EL1 0000000003700610 +9835 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9835 clk cpu0 R X30 0000000000010DB0 +9836 clk cpu0 IT (9800) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +9836 clk cpu0 R cpsr 620003c5 +9836 clk cpu0 R PMBIDR_EL1 00000030 +9836 clk cpu0 R TRBIDR_EL1 000000000000002b +9837 clk cpu0 IT (9801) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9837 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9837 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010db0 +9837 clk cpu0 R SP_EL1 0000000003700620 +9837 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9837 clk cpu0 R X30 0000000000010DB0 +9838 clk cpu0 IT (9802) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +9839 clk cpu0 IT (9803) 00010db0:000010010db0_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +9839 clk cpu0 MW4 037007b8:000000f007b8_NS 08000aa1 +9840 clk cpu0 IT (9804) 00010db4:000010010db4_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9840 clk cpu0 MR4 037007b8:000000f007b8_NS 08000aa1 +9840 clk cpu0 R X8 0000000008000AA1 +9841 clk cpu0 IT (9805) 00010db8:000010010db8_NS 52a1e009 O EL1h_n : MOV w9,#0xf000000 +9841 clk cpu0 R X9 000000000F000000 +9842 clk cpu0 IT (9806) 00010dbc:000010010dbc_NS 0a090108 O EL1h_n : AND w8,w8,w9 +9842 clk cpu0 R X8 0000000008000000 +9842 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f INVAL 0x0000100a4dc0_NS +9842 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f ALLOC 0x000010010dc0_NS +9842 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0371 ALLOC 0x000010010dc0_NS +9843 clk cpu0 IT (9807) 00010dc0:000010010dc0_NS 52800309 O EL1h_n : MOV w9,#0x18 +9843 clk cpu0 R X9 0000000000000018 +9844 clk cpu0 IT (9808) 00010dc4:000010010dc4_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +9844 clk cpu0 R X8 0000000000000008 +9845 clk cpu0 IT (9809) 00010dc8:000010010dc8_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9845 clk cpu0 MW4 037007b8:000000f007b8_NS 00000008 +9846 clk cpu0 IT (9810) 00010dcc:000010010dcc_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +9846 clk cpu0 MR4 037007b8:000000f007b8_NS 00000008 +9846 clk cpu0 R X8 0000000000000008 +9847 clk cpu0 IT (9811) 00010dd0:000010010dd0_NS 35000048 O EL1h_n : CBNZ w8,0x10dd8 +9848 clk cpu0 IT (9812) 00010dd8:000010010dd8_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9848 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9849 clk cpu0 IT (9813) 00010ddc:000010010ddc_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9849 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9849 clk cpu0 R X2 0000000000000000 +9850 clk cpu0 IT (9814) 00010de0:000010010de0_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9850 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9850 clk cpu0 R X4 0000000000000000 +9851 clk cpu0 IT (9815) 00010de4:000010010de4_NS 52800600 O EL1h_n : MOV w0,#0x30 +9851 clk cpu0 R X0 0000000000000030 +9852 clk cpu0 IT (9816) 00010de8:000010010de8_NS 52800021 O EL1h_n : MOV w1,#1 +9852 clk cpu0 R X1 0000000000000001 +9853 clk cpu0 IT (9817) 00010dec:000010010dec_NS 52800063 O EL1h_n : MOV w3,#3 +9853 clk cpu0 R X3 0000000000000003 +9854 clk cpu0 IT (9818) 00010df0:000010010df0_NS 94023340 O EL1h_n : BL 0x9daf0 +9854 clk cpu0 R X30 0000000000010DF4 +9855 clk cpu0 IT (9819) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9855 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9855 clk cpu0 R SP_EL1 00000000037005F0 +9856 clk cpu0 IT (9820) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9856 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9856 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9857 clk cpu0 IT (9821) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9857 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9857 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010df4 +9858 clk cpu0 IT (9822) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9858 clk cpu0 R X19 0000000000000000 +9859 clk cpu0 IT (9823) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9859 clk cpu0 R cpsr 220003c5 +9860 clk cpu0 IT (9824) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9860 clk cpu0 R X20 0000000000000030 +9861 clk cpu0 IS (9825) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9862 clk cpu0 IT (9826) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9862 clk cpu0 R cpsr 620003c5 +9863 clk cpu0 IT (9827) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9864 clk cpu0 IT (9828) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9864 clk cpu0 R X1 0000000000000030 +9865 clk cpu0 IT (9829) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9865 clk cpu0 R X2 0000000000000000 +9866 clk cpu0 IT (9830) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9866 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9866 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010df4 +9866 clk cpu0 R X19 1818181818181818 +9866 clk cpu0 R X30 0000000000010DF4 +9867 clk cpu0 IT (9831) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9867 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9867 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9867 clk cpu0 R X20 001FFFFFFFFFFFFE +9867 clk cpu0 R X21 0000000000F00000 +9868 clk cpu0 IT (9832) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9868 clk cpu0 R X0 0000000000000002 +9869 clk cpu0 IT (9833) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9869 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9869 clk cpu0 R SP_EL1 0000000003700620 +9869 clk cpu0 R X22 FFFFFFFFFFFE0003 +9870 clk cpu0 IT (9834) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9871 clk cpu0 IT (9835) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9871 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9871 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010df4 +9871 clk cpu0 R SP_EL1 0000000003700610 +9872 clk cpu0 IT (9836) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9872 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9872 clk cpu0 R cpsr 620003c5 +9872 clk cpu0 R PMBIDR_EL1 00000030 +9872 clk cpu0 R ESR_EL1 5600000a +9872 clk cpu0 R SPSR_EL1 620003c5 +9872 clk cpu0 R TRBIDR_EL1 000000000000002b +9872 clk cpu0 R ELR_EL1 000000000009ef60 +9873 clk cpu0 IT (9837) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9874 clk cpu0 IT (9838) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9874 clk cpu0 R SP_EL1 0000000003700510 +9875 clk cpu0 IT (9839) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9875 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9875 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000030 +9876 clk cpu0 IT (9840) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9876 clk cpu0 R X0 000000005600000A +9877 clk cpu0 IT (9841) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9877 clk cpu0 R X1 0000000000000015 +9878 clk cpu0 IT (9842) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9878 clk cpu0 R cpsr 620003c5 +9879 clk cpu0 IT (9843) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9880 clk cpu0 IT (9844) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9880 clk cpu0 R X1 000000000000000A +9881 clk cpu0 IT (9845) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9881 clk cpu0 R cpsr 220003c5 +9882 clk cpu0 IS (9846) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9883 clk cpu0 IT (9847) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9883 clk cpu0 R cpsr 620003c5 +9884 clk cpu0 IS (9848) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9885 clk cpu0 IT (9849) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9885 clk cpu0 R cpsr 220003c5 +9886 clk cpu0 IS (9850) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9887 clk cpu0 IT (9851) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9887 clk cpu0 R cpsr 220003c5 +9888 clk cpu0 IS (9852) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9889 clk cpu0 IT (9853) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9889 clk cpu0 R cpsr 220003c5 +9890 clk cpu0 IS (9854) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9891 clk cpu0 IT (9855) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9891 clk cpu0 R cpsr 220003c5 +9892 clk cpu0 IS (9856) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9893 clk cpu0 IT (9857) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9893 clk cpu0 R cpsr 220003c5 +9894 clk cpu0 IS (9858) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9895 clk cpu0 IT (9859) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9895 clk cpu0 R cpsr 220003c5 +9896 clk cpu0 IS (9860) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9897 clk cpu0 IT (9861) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9897 clk cpu0 R cpsr 620003c5 +9898 clk cpu0 IT (9862) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9899 clk cpu0 IT (9863) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9899 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9899 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000030 +9899 clk cpu0 R X0 0000000000000002 +9899 clk cpu0 R X1 0000000000000030 +9900 clk cpu0 IT (9864) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9900 clk cpu0 R SP_EL1 0000000003700610 +9901 clk cpu0 IT (9865) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9901 clk cpu0 R X0 0000000000000030 +9902 clk cpu0 IT (9866) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9902 clk cpu0 R X1 0000000000000000 +9903 clk cpu0 IT (9867) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9903 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9903 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010df4 +9903 clk cpu0 R SP_EL1 0000000003700600 +9904 clk cpu0 IT (9868) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9904 clk cpu0 R X30 00000000000381D4 +9905 clk cpu0 IT (9869) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9905 clk cpu0 R X9 0000000003006000 +9906 clk cpu0 IT (9870) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9906 clk cpu0 R X8 000000000000000C +9907 clk cpu0 IT (9871) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9907 clk cpu0 R X9 00000000030062A0 +9908 clk cpu0 IT (9872) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9908 clk cpu0 MR8 03006300:000000806300_NS 00000000_000a111c +9908 clk cpu0 R X2 00000000000A111C +9909 clk cpu0 IT (9873) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9909 clk cpu0 R X0 0000000000000000 +9910 clk cpu0 IT (9874) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9910 clk cpu0 R cpsr 620007c5 +9911 clk cpu0 IT (9875) 000a111c:0000100a111c_NS d5110c00 O EL1h_n : MSR TRCTSCTLR,x0 +9911 clk cpu0 R cpsr 620003c5 +9911 clk cpu0 R TRCTSCTLR 00000000:00000000 +9912 clk cpu0 IT (9876) 000a1120:0000100a1120_NS d65f03c0 O EL1h_n : RET +9913 clk cpu0 IT (9877) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9913 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9913 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010df4 +9913 clk cpu0 R SP_EL1 0000000003700610 +9913 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9913 clk cpu0 R X30 0000000000010DF4 +9914 clk cpu0 IT (9878) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9914 clk cpu0 R cpsr 620003c5 +9914 clk cpu0 R PMBIDR_EL1 00000030 +9914 clk cpu0 R TRBIDR_EL1 000000000000002b +9915 clk cpu0 IT (9879) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9915 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9915 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010df4 +9915 clk cpu0 R SP_EL1 0000000003700620 +9915 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9915 clk cpu0 R X30 0000000000010DF4 +9916 clk cpu0 IT (9880) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9917 clk cpu0 IT (9881) 00010df4:000010010df4_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +9917 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +9918 clk cpu0 IT (9882) 00010df8:000010010df8_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9918 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +9918 clk cpu0 R X2 0000000000000000 +9919 clk cpu0 IT (9883) 00010dfc:000010010dfc_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9919 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9919 clk cpu0 R X4 0000000000000000 +9919 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0070 INVAL 0x000010090e00_NS +9919 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0070 ALLOC 0x000010010e00_NS +9919 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0381 ALLOC 0x000010010e00_NS +9920 clk cpu0 IT (9884) 00010e00:000010010e00_NS 52800680 O EL1h_n : MOV w0,#0x34 +9920 clk cpu0 R X0 0000000000000034 +9921 clk cpu0 IT (9885) 00010e04:000010010e04_NS 52800028 O EL1h_n : MOV w8,#1 +9921 clk cpu0 R X8 0000000000000001 +9922 clk cpu0 IT (9886) 00010e08:000010010e08_NS 2a0803e1 O EL1h_n : MOV w1,w8 +9922 clk cpu0 R X1 0000000000000001 +9923 clk cpu0 IT (9887) 00010e0c:000010010e0c_NS 52800069 O EL1h_n : MOV w9,#3 +9923 clk cpu0 R X9 0000000000000003 +9924 clk cpu0 IT (9888) 00010e10:000010010e10_NS 2a0903e3 O EL1h_n : MOV w3,w9 +9924 clk cpu0 R X3 0000000000000003 +9925 clk cpu0 IT (9889) 00010e14:000010010e14_NS b90023e8 O EL1h_n : STR w8,[sp,#0x20] +9925 clk cpu0 MW4 03700640:000000f00640_NS 00000001 +9926 clk cpu0 IT (9890) 00010e18:000010010e18_NS b9001fe9 O EL1h_n : STR w9,[sp,#0x1c] +9926 clk cpu0 MW4 0370063c:000000f0063c_NS 00000003 +9927 clk cpu0 IT (9891) 00010e1c:000010010e1c_NS 94023335 O EL1h_n : BL 0x9daf0 +9927 clk cpu0 R X30 0000000000010E20 +9928 clk cpu0 IT (9892) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +9928 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9928 clk cpu0 R SP_EL1 00000000037005F0 +9929 clk cpu0 IT (9893) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +9929 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +9929 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +9930 clk cpu0 IT (9894) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +9930 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +9930 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e20 +9931 clk cpu0 IT (9895) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +9931 clk cpu0 R X19 0000000000000000 +9932 clk cpu0 IT (9896) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +9932 clk cpu0 R cpsr 220003c5 +9933 clk cpu0 IT (9897) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +9933 clk cpu0 R X20 0000000000000034 +9934 clk cpu0 IS (9898) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +9935 clk cpu0 IT (9899) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +9935 clk cpu0 R cpsr 620003c5 +9936 clk cpu0 IT (9900) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +9937 clk cpu0 IT (9901) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +9937 clk cpu0 R X1 0000000000000034 +9938 clk cpu0 IT (9902) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +9938 clk cpu0 R X2 0000000000000000 +9939 clk cpu0 IT (9903) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +9939 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +9939 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e20 +9939 clk cpu0 R X19 1818181818181818 +9939 clk cpu0 R X30 0000000000010E20 +9940 clk cpu0 IT (9904) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +9940 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +9940 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +9940 clk cpu0 R X20 001FFFFFFFFFFFFE +9940 clk cpu0 R X21 0000000000F00000 +9941 clk cpu0 IT (9905) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +9941 clk cpu0 R X0 0000000000000002 +9942 clk cpu0 IT (9906) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +9942 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +9942 clk cpu0 R SP_EL1 0000000003700620 +9942 clk cpu0 R X22 FFFFFFFFFFFE0003 +9943 clk cpu0 IT (9907) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +9944 clk cpu0 IT (9908) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9944 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9944 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e20 +9944 clk cpu0 R SP_EL1 0000000003700610 +9945 clk cpu0 IT (9909) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +9945 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +9945 clk cpu0 R cpsr 620003c5 +9945 clk cpu0 R PMBIDR_EL1 00000030 +9945 clk cpu0 R ESR_EL1 5600000a +9945 clk cpu0 R SPSR_EL1 620003c5 +9945 clk cpu0 R TRBIDR_EL1 000000000000002b +9945 clk cpu0 R ELR_EL1 000000000009ef60 +9946 clk cpu0 IT (9910) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +9947 clk cpu0 IT (9911) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +9947 clk cpu0 R SP_EL1 0000000003700510 +9948 clk cpu0 IT (9912) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +9948 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +9948 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000034 +9949 clk cpu0 IT (9913) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +9949 clk cpu0 R X0 000000005600000A +9950 clk cpu0 IT (9914) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +9950 clk cpu0 R X1 0000000000000015 +9951 clk cpu0 IT (9915) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +9951 clk cpu0 R cpsr 620003c5 +9952 clk cpu0 IT (9916) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +9953 clk cpu0 IT (9917) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +9953 clk cpu0 R X1 000000000000000A +9954 clk cpu0 IT (9918) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +9954 clk cpu0 R cpsr 220003c5 +9955 clk cpu0 IS (9919) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +9956 clk cpu0 IT (9920) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +9956 clk cpu0 R cpsr 620003c5 +9957 clk cpu0 IS (9921) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +9958 clk cpu0 IT (9922) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +9958 clk cpu0 R cpsr 220003c5 +9959 clk cpu0 IS (9923) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +9960 clk cpu0 IT (9924) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +9960 clk cpu0 R cpsr 220003c5 +9961 clk cpu0 IS (9925) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +9962 clk cpu0 IT (9926) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +9962 clk cpu0 R cpsr 220003c5 +9963 clk cpu0 IS (9927) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +9964 clk cpu0 IT (9928) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +9964 clk cpu0 R cpsr 220003c5 +9965 clk cpu0 IS (9929) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +9966 clk cpu0 IT (9930) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +9966 clk cpu0 R cpsr 220003c5 +9967 clk cpu0 IS (9931) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +9968 clk cpu0 IT (9932) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +9968 clk cpu0 R cpsr 220003c5 +9969 clk cpu0 IS (9933) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +9970 clk cpu0 IT (9934) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +9970 clk cpu0 R cpsr 620003c5 +9971 clk cpu0 IT (9935) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +9972 clk cpu0 IT (9936) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +9972 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +9972 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000034 +9972 clk cpu0 R X0 0000000000000002 +9972 clk cpu0 R X1 0000000000000034 +9973 clk cpu0 IT (9937) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +9973 clk cpu0 R SP_EL1 0000000003700610 +9974 clk cpu0 IT (9938) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +9974 clk cpu0 R X0 0000000000000034 +9975 clk cpu0 IT (9939) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +9975 clk cpu0 R X1 0000000000000000 +9976 clk cpu0 IT (9940) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +9976 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9976 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010e20 +9976 clk cpu0 R SP_EL1 0000000003700600 +9977 clk cpu0 IT (9941) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +9977 clk cpu0 R X30 00000000000381D4 +9978 clk cpu0 IT (9942) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +9978 clk cpu0 R X9 0000000003006000 +9979 clk cpu0 IT (9943) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +9979 clk cpu0 R X8 000000000000000D +9980 clk cpu0 IT (9944) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +9980 clk cpu0 R X9 00000000030062A0 +9981 clk cpu0 IT (9945) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +9981 clk cpu0 MR8 03006308:000000806308_NS 00000000_000a1124 +9981 clk cpu0 R X2 00000000000A1124 +9982 clk cpu0 IT (9946) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +9982 clk cpu0 R X0 0000000000000000 +9983 clk cpu0 IT (9947) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +9983 clk cpu0 R cpsr 620007c5 +9984 clk cpu0 IT (9948) 000a1124:0000100a1124_NS d5110d00 O EL1h_n : MSR TRCSYNCPR,x0 +9984 clk cpu0 R cpsr 620003c5 +9984 clk cpu0 R TRCSYNCPR 00000000:00000000 +9985 clk cpu0 IT (9949) 000a1128:0000100a1128_NS d65f03c0 O EL1h_n : RET +9986 clk cpu0 IT (9950) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9986 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +9986 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010e20 +9986 clk cpu0 R SP_EL1 0000000003700610 +9986 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9986 clk cpu0 R X30 0000000000010E20 +9987 clk cpu0 IT (9951) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +9987 clk cpu0 R cpsr 620003c5 +9987 clk cpu0 R PMBIDR_EL1 00000030 +9987 clk cpu0 R TRBIDR_EL1 000000000000002b +9988 clk cpu0 IT (9952) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +9988 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +9988 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e20 +9988 clk cpu0 R SP_EL1 0000000003700620 +9988 clk cpu0 R X29 7FFF7FFF7FFF7FFF +9988 clk cpu0 R X30 0000000000010E20 +9989 clk cpu0 IT (9953) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +9990 clk cpu0 IT (9954) 00010e20:000010010e20_NS b9418be8 O EL1h_n : LDR w8,[sp,#0x188] +9990 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9990 clk cpu0 R X8 0000000000000000 +9991 clk cpu0 IT (9955) 00010e24:000010010e24_NS 11000508 O EL1h_n : ADD w8,w8,#1 +9991 clk cpu0 R X8 0000000000000001 +9992 clk cpu0 IT (9956) 00010e28:000010010e28_NS b94023e9 O EL1h_n : LDR w9,[sp,#0x20] +9992 clk cpu0 MR4 03700640:000000f00640_NS 00000001 +9992 clk cpu0 R X9 0000000000000001 +9993 clk cpu0 IT (9957) 00010e2c:000010010e2c_NS 1ac92108 O EL1h_n : LSL w8,w8,w9 +9993 clk cpu0 R X8 0000000000000002 +9994 clk cpu0 IT (9958) 00010e30:000010010e30_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +9994 clk cpu0 MW4 037007b8:000000f007b8_NS 00000002 +9995 clk cpu0 IT (9959) 00010e34:000010010e34_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +9995 clk cpu0 MR4 037007b8:000000f007b8_NS 00000002 +9995 clk cpu0 R X2 0000000000000002 +9996 clk cpu0 IT (9960) 00010e38:000010010e38_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +9996 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +9996 clk cpu0 R X4 0000000000000000 +9997 clk cpu0 IT (9961) 00010e3c:000010010e3c_NS 52800800 O EL1h_n : MOV w0,#0x40 +9997 clk cpu0 R X0 0000000000000040 +9997 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0073 ALLOC 0x000010010e40_NS +9997 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0391 ALLOC 0x000010010e40_NS +9998 clk cpu0 IT (9962) 00010e40:000010010e40_NS 2a0903e1 O EL1h_n : MOV w1,w9 +9998 clk cpu0 R X1 0000000000000001 +9999 clk cpu0 IT (9963) 00010e44:000010010e44_NS b9401fe3 O EL1h_n : LDR w3,[sp,#0x1c] +9999 clk cpu0 MR4 0370063c:000000f0063c_NS 00000003 +9999 clk cpu0 R X3 0000000000000003 +10000 clk cpu0 IT (9964) 00010e48:000010010e48_NS 9402332a O EL1h_n : BL 0x9daf0 +10000 clk cpu0 R X30 0000000000010E4C +10001 clk cpu0 IT (9965) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +10001 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10001 clk cpu0 R SP_EL1 00000000037005F0 +10002 clk cpu0 IT (9966) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +10002 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +10002 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +10003 clk cpu0 IT (9967) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +10003 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10003 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e4c +10004 clk cpu0 IT (9968) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +10004 clk cpu0 R X19 0000000000000002 +10005 clk cpu0 IT (9969) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +10005 clk cpu0 R cpsr 220003c5 +10006 clk cpu0 IT (9970) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +10006 clk cpu0 R X20 0000000000000040 +10007 clk cpu0 IS (9971) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +10008 clk cpu0 IT (9972) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +10008 clk cpu0 R cpsr 620003c5 +10009 clk cpu0 IT (9973) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +10010 clk cpu0 IT (9974) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +10010 clk cpu0 R X1 0000000000000040 +10011 clk cpu0 IT (9975) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +10011 clk cpu0 R X2 0000000000000002 +10012 clk cpu0 IT (9976) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +10012 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10012 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e4c +10012 clk cpu0 R X19 1818181818181818 +10012 clk cpu0 R X30 0000000000010E4C +10013 clk cpu0 IT (9977) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +10013 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +10013 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +10013 clk cpu0 R X20 001FFFFFFFFFFFFE +10013 clk cpu0 R X21 0000000000F00000 +10014 clk cpu0 IT (9978) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +10014 clk cpu0 R X0 0000000000000002 +10015 clk cpu0 IT (9979) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +10015 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10015 clk cpu0 R SP_EL1 0000000003700620 +10015 clk cpu0 R X22 FFFFFFFFFFFE0003 +10016 clk cpu0 IT (9980) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +10017 clk cpu0 IT (9981) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10017 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10017 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e4c +10017 clk cpu0 R SP_EL1 0000000003700610 +10018 clk cpu0 IT (9982) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +10018 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10018 clk cpu0 R cpsr 620003c5 +10018 clk cpu0 R PMBIDR_EL1 00000030 +10018 clk cpu0 R ESR_EL1 5600000a +10018 clk cpu0 R SPSR_EL1 620003c5 +10018 clk cpu0 R TRBIDR_EL1 000000000000002b +10018 clk cpu0 R ELR_EL1 000000000009ef60 +10019 clk cpu0 IT (9983) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10020 clk cpu0 IT (9984) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10020 clk cpu0 R SP_EL1 0000000003700510 +10021 clk cpu0 IT (9985) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10021 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +10021 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000040 +10022 clk cpu0 IT (9986) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10022 clk cpu0 R X0 000000005600000A +10023 clk cpu0 IT (9987) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10023 clk cpu0 R X1 0000000000000015 +10024 clk cpu0 IT (9988) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10024 clk cpu0 R cpsr 620003c5 +10025 clk cpu0 IT (9989) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10026 clk cpu0 IT (9990) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10026 clk cpu0 R X1 000000000000000A +10027 clk cpu0 IT (9991) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10027 clk cpu0 R cpsr 220003c5 +10028 clk cpu0 IS (9992) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10029 clk cpu0 IT (9993) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10029 clk cpu0 R cpsr 620003c5 +10030 clk cpu0 IS (9994) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10031 clk cpu0 IT (9995) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10031 clk cpu0 R cpsr 220003c5 +10032 clk cpu0 IS (9996) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10033 clk cpu0 IT (9997) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10033 clk cpu0 R cpsr 220003c5 +10034 clk cpu0 IS (9998) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10035 clk cpu0 IT (9999) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10035 clk cpu0 R cpsr 220003c5 +10036 clk cpu0 IS (10000) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10037 clk cpu0 IT (10001) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10037 clk cpu0 R cpsr 220003c5 +10038 clk cpu0 IS (10002) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10039 clk cpu0 IT (10003) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10039 clk cpu0 R cpsr 220003c5 +10040 clk cpu0 IS (10004) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10041 clk cpu0 IT (10005) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10041 clk cpu0 R cpsr 220003c5 +10042 clk cpu0 IS (10006) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10043 clk cpu0 IT (10007) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +10043 clk cpu0 R cpsr 620003c5 +10044 clk cpu0 IT (10008) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +10045 clk cpu0 IT (10009) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10045 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +10045 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000040 +10045 clk cpu0 R X0 0000000000000002 +10045 clk cpu0 R X1 0000000000000040 +10046 clk cpu0 IT (10010) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10046 clk cpu0 R SP_EL1 0000000003700610 +10047 clk cpu0 IT (10011) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +10047 clk cpu0 R X0 0000000000000040 +10048 clk cpu0 IT (10012) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +10048 clk cpu0 R X1 0000000000000002 +10049 clk cpu0 IT (10013) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10049 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10049 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010e4c +10049 clk cpu0 R SP_EL1 0000000003700600 +10050 clk cpu0 IT (10014) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +10050 clk cpu0 R X30 00000000000381D4 +10051 clk cpu0 IT (10015) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +10051 clk cpu0 R X9 0000000003006000 +10052 clk cpu0 IT (10016) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10052 clk cpu0 R X8 0000000000000010 +10053 clk cpu0 IT (10017) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +10053 clk cpu0 R X9 00000000030062A0 +10054 clk cpu0 IT (10018) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +10054 clk cpu0 MR8 03006320:000000806320_NS 00000000_000a113c +10054 clk cpu0 R X2 00000000000A113C +10055 clk cpu0 IT (10019) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +10055 clk cpu0 R X0 0000000000000002 +10056 clk cpu0 IT (10020) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +10056 clk cpu0 R cpsr 620007c5 +10057 clk cpu0 IT (10021) 000a113c:0000100a113c_NS d5110020 O EL1h_n : MSR TRCTRACEIDR,x0 +10057 clk cpu0 R cpsr 620003c5 +10057 clk cpu0 R TRCTRACEIDR 00000000:00000002 +10057 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008a ALLOC 0x0000100a1140_NS +10057 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0450 ALLOC 0x0000100a1140_NS +10058 clk cpu0 IT (10022) 000a1140:0000100a1140_NS d65f03c0 O EL1h_n : RET +10059 clk cpu0 IT (10023) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10059 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10059 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010e4c +10059 clk cpu0 R SP_EL1 0000000003700610 +10059 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10059 clk cpu0 R X30 0000000000010E4C +10060 clk cpu0 IT (10024) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +10060 clk cpu0 R cpsr 620003c5 +10060 clk cpu0 R PMBIDR_EL1 00000030 +10060 clk cpu0 R TRBIDR_EL1 000000000000002b +10061 clk cpu0 IT (10025) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10061 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10061 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e4c +10061 clk cpu0 R SP_EL1 0000000003700620 +10061 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10061 clk cpu0 R X30 0000000000010E4C +10062 clk cpu0 IT (10026) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +10063 clk cpu0 IT (10027) 00010e4c:000010010e4c_NS 52804028 O EL1h_n : MOV w8,#0x201 +10063 clk cpu0 R X8 0000000000000201 +10064 clk cpu0 IT (10028) 00010e50:000010010e50_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +10064 clk cpu0 MW4 037007b8:000000f007b8_NS 00000201 +10065 clk cpu0 IT (10029) 00010e54:000010010e54_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +10065 clk cpu0 MR4 037007b8:000000f007b8_NS 00000201 +10065 clk cpu0 R X2 0000000000000201 +10066 clk cpu0 IT (10030) 00010e58:000010010e58_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +10066 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10066 clk cpu0 R X4 0000000000000000 +10067 clk cpu0 IT (10031) 00010e5c:000010010e5c_NS 52801000 O EL1h_n : MOV w0,#0x80 +10067 clk cpu0 R X0 0000000000000080 +10068 clk cpu0 IT (10032) 00010e60:000010010e60_NS b94023e1 O EL1h_n : LDR w1,[sp,#0x20] +10068 clk cpu0 MR4 03700640:000000f00640_NS 00000001 +10068 clk cpu0 R X1 0000000000000001 +10069 clk cpu0 IT (10033) 00010e64:000010010e64_NS b9401fe3 O EL1h_n : LDR w3,[sp,#0x1c] +10069 clk cpu0 MR4 0370063c:000000f0063c_NS 00000003 +10069 clk cpu0 R X3 0000000000000003 +10070 clk cpu0 IT (10034) 00010e68:000010010e68_NS 94023322 O EL1h_n : BL 0x9daf0 +10070 clk cpu0 R X30 0000000000010E6C +10071 clk cpu0 IT (10035) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +10071 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10071 clk cpu0 R SP_EL1 00000000037005F0 +10072 clk cpu0 IT (10036) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +10072 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +10072 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +10073 clk cpu0 IT (10037) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +10073 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10073 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e6c +10074 clk cpu0 IT (10038) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +10074 clk cpu0 R X19 0000000000000201 +10075 clk cpu0 IT (10039) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +10075 clk cpu0 R cpsr 220003c5 +10076 clk cpu0 IT (10040) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +10076 clk cpu0 R X20 0000000000000080 +10077 clk cpu0 IS (10041) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +10078 clk cpu0 IT (10042) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +10078 clk cpu0 R cpsr 620003c5 +10079 clk cpu0 IT (10043) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +10080 clk cpu0 IT (10044) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +10080 clk cpu0 R X1 0000000000000080 +10081 clk cpu0 IT (10045) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +10081 clk cpu0 R X2 0000000000000201 +10082 clk cpu0 IT (10046) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +10082 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10082 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e6c +10082 clk cpu0 R X19 1818181818181818 +10082 clk cpu0 R X30 0000000000010E6C +10083 clk cpu0 IT (10047) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +10083 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +10083 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +10083 clk cpu0 R X20 001FFFFFFFFFFFFE +10083 clk cpu0 R X21 0000000000F00000 +10084 clk cpu0 IT (10048) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +10084 clk cpu0 R X0 0000000000000002 +10085 clk cpu0 IT (10049) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +10085 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10085 clk cpu0 R SP_EL1 0000000003700620 +10085 clk cpu0 R X22 FFFFFFFFFFFE0003 +10086 clk cpu0 IT (10050) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +10087 clk cpu0 IT (10051) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10087 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10087 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e6c +10087 clk cpu0 R SP_EL1 0000000003700610 +10088 clk cpu0 IT (10052) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +10088 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10088 clk cpu0 R cpsr 620003c5 +10088 clk cpu0 R PMBIDR_EL1 00000030 +10088 clk cpu0 R ESR_EL1 5600000a +10088 clk cpu0 R SPSR_EL1 620003c5 +10088 clk cpu0 R TRBIDR_EL1 000000000000002b +10088 clk cpu0 R ELR_EL1 000000000009ef60 +10089 clk cpu0 IT (10053) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10090 clk cpu0 IT (10054) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10090 clk cpu0 R SP_EL1 0000000003700510 +10091 clk cpu0 IT (10055) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10091 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +10091 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000080 +10092 clk cpu0 IT (10056) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10092 clk cpu0 R X0 000000005600000A +10093 clk cpu0 IT (10057) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10093 clk cpu0 R X1 0000000000000015 +10094 clk cpu0 IT (10058) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10094 clk cpu0 R cpsr 620003c5 +10095 clk cpu0 IT (10059) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10096 clk cpu0 IT (10060) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10096 clk cpu0 R X1 000000000000000A +10097 clk cpu0 IT (10061) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10097 clk cpu0 R cpsr 220003c5 +10098 clk cpu0 IS (10062) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10099 clk cpu0 IT (10063) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10099 clk cpu0 R cpsr 620003c5 +10100 clk cpu0 IS (10064) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10101 clk cpu0 IT (10065) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10101 clk cpu0 R cpsr 220003c5 +10102 clk cpu0 IS (10066) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10103 clk cpu0 IT (10067) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10103 clk cpu0 R cpsr 220003c5 +10104 clk cpu0 IS (10068) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10105 clk cpu0 IT (10069) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10105 clk cpu0 R cpsr 220003c5 +10106 clk cpu0 IS (10070) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10107 clk cpu0 IT (10071) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10107 clk cpu0 R cpsr 220003c5 +10108 clk cpu0 IS (10072) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10109 clk cpu0 IT (10073) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10109 clk cpu0 R cpsr 220003c5 +10110 clk cpu0 IS (10074) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10111 clk cpu0 IT (10075) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10111 clk cpu0 R cpsr 220003c5 +10112 clk cpu0 IS (10076) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10113 clk cpu0 IT (10077) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +10113 clk cpu0 R cpsr 620003c5 +10114 clk cpu0 IT (10078) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +10115 clk cpu0 IT (10079) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10115 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +10115 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000080 +10115 clk cpu0 R X0 0000000000000002 +10115 clk cpu0 R X1 0000000000000080 +10116 clk cpu0 IT (10080) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10116 clk cpu0 R SP_EL1 0000000003700610 +10117 clk cpu0 IT (10081) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +10117 clk cpu0 R X0 0000000000000080 +10118 clk cpu0 IT (10082) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +10118 clk cpu0 R X1 0000000000000201 +10119 clk cpu0 IT (10083) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10119 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10119 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010e6c +10119 clk cpu0 R SP_EL1 0000000003700600 +10120 clk cpu0 IT (10084) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +10120 clk cpu0 R X30 00000000000381D4 +10121 clk cpu0 IT (10085) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +10121 clk cpu0 R X9 0000000003006000 +10122 clk cpu0 IT (10086) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10122 clk cpu0 R X8 0000000000000020 +10123 clk cpu0 IT (10087) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +10123 clk cpu0 R X9 00000000030062A0 +10124 clk cpu0 IT (10088) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +10124 clk cpu0 MR8 030063a0:0000008063a0_NS 00000000_000a11bc +10124 clk cpu0 R X2 00000000000A11BC +10124 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011c ALLOC 0x000000806380_NS +10124 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 18e0 ALLOC 0x000000806380_NS +10125 clk cpu0 IT (10089) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +10125 clk cpu0 R X0 0000000000000201 +10126 clk cpu0 IT (10090) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +10126 clk cpu0 R cpsr 620007c5 +10126 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008c ALLOC 0x0000100a1180_NS +10126 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0460 ALLOC 0x0000100a1180_NS +10127 clk cpu0 IT (10091) 000a11bc:0000100a11bc_NS d5110040 O EL1h_n : MSR TRCVICTLR,x0 +10127 clk cpu0 R cpsr 620003c5 +10127 clk cpu0 R TRCVICTLR 00000000:00000201 +10127 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008f ALLOC 0x0000100a11c0_NS +10127 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0471 ALLOC 0x0000100a11c0_NS +10128 clk cpu0 IT (10092) 000a11c0:0000100a11c0_NS d65f03c0 O EL1h_n : RET +10129 clk cpu0 IT (10093) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10129 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10129 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010e6c +10129 clk cpu0 R SP_EL1 0000000003700610 +10129 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10129 clk cpu0 R X30 0000000000010E6C +10130 clk cpu0 IT (10094) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +10130 clk cpu0 R cpsr 620003c5 +10130 clk cpu0 R PMBIDR_EL1 00000030 +10130 clk cpu0 R TRBIDR_EL1 000000000000002b +10131 clk cpu0 IT (10095) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10131 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10131 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e6c +10131 clk cpu0 R SP_EL1 0000000003700620 +10131 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10131 clk cpu0 R X30 0000000000010E6C +10132 clk cpu0 IT (10096) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +10133 clk cpu0 IT (10097) 00010e6c:000010010e6c_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +10133 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10133 clk cpu0 R X3 0000000000000000 +10134 clk cpu0 IT (10098) 00010e70:000010010e70_NS 52803e00 O EL1h_n : MOV w0,#0x1f0 +10134 clk cpu0 R X0 00000000000001F0 +10135 clk cpu0 IT (10099) 00010e74:000010010e74_NS b94023e1 O EL1h_n : LDR w1,[sp,#0x20] +10135 clk cpu0 MR4 03700640:000000f00640_NS 00000001 +10135 clk cpu0 R X1 0000000000000001 +10136 clk cpu0 IT (10100) 00010e78:000010010e78_NS b9401fe2 O EL1h_n : LDR w2,[sp,#0x1c] +10136 clk cpu0 MR4 0370063c:000000f0063c_NS 00000003 +10136 clk cpu0 R X2 0000000000000003 +10137 clk cpu0 IT (10101) 00010e7c:000010010e7c_NS 94022a1e O EL1h_n : BL 0x9b6f4 +10137 clk cpu0 R X30 0000000000010E80 +10138 clk cpu0 IT (10102) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +10138 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +10138 clk cpu0 R SP_EL1 0000000003700600 +10139 clk cpu0 IT (10103) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +10139 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10139 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e80 +10140 clk cpu0 IT (10104) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +10140 clk cpu0 R cpsr 220003c5 +10141 clk cpu0 IT (10105) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +10141 clk cpu0 R X19 00000000000001F0 +10142 clk cpu0 IS (10106) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +10143 clk cpu0 IT (10107) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +10143 clk cpu0 R cpsr 620003c5 +10144 clk cpu0 IT (10108) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +10145 clk cpu0 IT (10109) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +10145 clk cpu0 R X1 00000000000001F0 +10146 clk cpu0 IT (10110) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +10146 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10146 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e80 +10146 clk cpu0 R X19 1818181818181818 +10146 clk cpu0 R X30 0000000000010E80 +10147 clk cpu0 IT (10111) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +10147 clk cpu0 R X0 0000000000000001 +10148 clk cpu0 IT (10112) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +10148 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +10148 clk cpu0 R SP_EL1 0000000003700620 +10148 clk cpu0 R X20 001FFFFFFFFFFFFE +10149 clk cpu0 IT (10113) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +10150 clk cpu0 IT (10114) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10150 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10150 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010e80 +10150 clk cpu0 R SP_EL1 0000000003700610 +10151 clk cpu0 IT (10115) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +10151 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10151 clk cpu0 R cpsr 620003c5 +10151 clk cpu0 R PMBIDR_EL1 00000030 +10151 clk cpu0 R ESR_EL1 56000005 +10151 clk cpu0 R SPSR_EL1 620003c5 +10151 clk cpu0 R TRBIDR_EL1 000000000000002b +10151 clk cpu0 R ELR_EL1 000000000009ef50 +10152 clk cpu0 IT (10116) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10153 clk cpu0 IT (10117) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10153 clk cpu0 R SP_EL1 0000000003700510 +10154 clk cpu0 IT (10118) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10154 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +10154 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001f0 +10155 clk cpu0 IT (10119) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10155 clk cpu0 R X0 0000000056000005 +10156 clk cpu0 IT (10120) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10156 clk cpu0 R X1 0000000000000015 +10157 clk cpu0 IT (10121) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10157 clk cpu0 R cpsr 620003c5 +10158 clk cpu0 IT (10122) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10159 clk cpu0 IT (10123) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10159 clk cpu0 R X1 0000000000000005 +10160 clk cpu0 IT (10124) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10160 clk cpu0 R cpsr 620003c5 +10161 clk cpu0 IS (10125) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10162 clk cpu0 IT (10126) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10162 clk cpu0 R cpsr 820003c5 +10163 clk cpu0 IS (10127) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10164 clk cpu0 IT (10128) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10164 clk cpu0 R cpsr 820003c5 +10165 clk cpu0 IS (10129) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10166 clk cpu0 IT (10130) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10166 clk cpu0 R cpsr 820003c5 +10167 clk cpu0 IS (10131) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10168 clk cpu0 IT (10132) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10168 clk cpu0 R cpsr 820003c5 +10169 clk cpu0 IS (10133) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10170 clk cpu0 IT (10134) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10170 clk cpu0 R cpsr 820003c5 +10171 clk cpu0 IS (10135) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10172 clk cpu0 IT (10136) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10172 clk cpu0 R cpsr 820003c5 +10173 clk cpu0 IS (10137) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10174 clk cpu0 IT (10138) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10174 clk cpu0 R cpsr 620003c5 +10175 clk cpu0 IT (10139) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10176 clk cpu0 IT (10140) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10176 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +10176 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001f0 +10176 clk cpu0 R X0 0000000000000001 +10176 clk cpu0 R X1 00000000000001F0 +10177 clk cpu0 IT (10141) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10177 clk cpu0 R SP_EL1 0000000003700610 +10178 clk cpu0 IT (10142) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +10178 clk cpu0 R X0 00000000000001F0 +10179 clk cpu0 IT (10143) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10179 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10179 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010e80 +10179 clk cpu0 R SP_EL1 0000000003700600 +10180 clk cpu0 IT (10144) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +10180 clk cpu0 R X30 00000000000381B4 +10181 clk cpu0 IT (10145) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +10181 clk cpu0 R X9 0000000003003000 +10182 clk cpu0 IT (10146) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10182 clk cpu0 R X8 000000000000007C +10183 clk cpu0 IT (10147) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +10183 clk cpu0 R X9 00000000030039C8 +10184 clk cpu0 IT (10148) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +10184 clk cpu0 MR8 03003da8:000000803da8_NS 00000000_0009f798 +10184 clk cpu0 R X0 000000000009F798 +10185 clk cpu0 IT (10149) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +10185 clk cpu0 R cpsr 620007c5 +10186 clk cpu0 IT (10150) 0009f798:00001009f798_NS d5310ce0 O EL1h_n : MRS x0,TRCIDR4 +10186 clk cpu0 R cpsr 620003c5 +10186 clk cpu0 R X0 0000000011180004 +10187 clk cpu0 IT (10151) 0009f79c:00001009f79c_NS d65f03c0 O EL1h_n : RET +10188 clk cpu0 IT (10152) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10188 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10188 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010e80 +10188 clk cpu0 R SP_EL1 0000000003700610 +10188 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10188 clk cpu0 R X30 0000000000010E80 +10189 clk cpu0 IT (10153) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +10189 clk cpu0 R cpsr 620003c5 +10189 clk cpu0 R PMBIDR_EL1 00000030 +10189 clk cpu0 R TRBIDR_EL1 000000000000002b +10190 clk cpu0 IT (10154) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10190 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10190 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010e80 +10190 clk cpu0 R SP_EL1 0000000003700620 +10190 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10190 clk cpu0 R X30 0000000000010E80 +10191 clk cpu0 IT (10155) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +10191 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0075 ALLOC 0x000010010e80_NS +10191 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03a0 ALLOC 0x000010010e80_NS +10192 clk cpu0 IT (10156) 00010e80:000010010e80_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +10192 clk cpu0 MW4 037007b8:000000f007b8_NS 11180004 +10193 clk cpu0 IT (10157) 00010e84:000010010e84_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +10193 clk cpu0 MR4 037007b8:000000f007b8_NS 11180004 +10193 clk cpu0 R X8 0000000011180004 +10194 clk cpu0 IT (10158) 00010e88:000010010e88_NS 528001e9 O EL1h_n : MOV w9,#0xf +10194 clk cpu0 R X9 000000000000000F +10195 clk cpu0 IT (10159) 00010e8c:000010010e8c_NS 0a090108 O EL1h_n : AND w8,w8,w9 +10195 clk cpu0 R X8 0000000000000004 +10196 clk cpu0 IT (10160) 00010e90:000010010e90_NS 7100011f O EL1h_n : CMP w8,#0 +10196 clk cpu0 R cpsr 220003c5 +10197 clk cpu0 IT (10161) 00010e94:000010010e94_NS 1a9f07e8 O EL1h_n : CSET w8,NE +10197 clk cpu0 R X8 0000000000000001 +10198 clk cpu0 IT (10162) 00010e98:000010010e98_NS 52800029 O EL1h_n : MOV w9,#1 +10198 clk cpu0 R X9 0000000000000001 +10199 clk cpu0 IT (10163) 00010e9c:000010010e9c_NS 0a090108 O EL1h_n : AND w8,w8,w9 +10199 clk cpu0 R X8 0000000000000001 +10200 clk cpu0 IT (10164) 00010ea0:000010010ea0_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +10200 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +10201 clk cpu0 IT (10165) 00010ea4:000010010ea4_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +10201 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +10201 clk cpu0 R X8 0000000000000001 +10202 clk cpu0 IT (10166) 00010ea8:000010010ea8_NS 35000048 O EL1h_n : CBNZ w8,0x10eb0 +10203 clk cpu0 IT (10167) 00010eb0:000010010eb0_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +10203 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +10204 clk cpu0 IT (10168) 00010eb4:000010010eb4_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +10204 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +10204 clk cpu0 R X2 0000000000000000 +10205 clk cpu0 IT (10169) 00010eb8:000010010eb8_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +10205 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10205 clk cpu0 R X4 0000000000000000 +10206 clk cpu0 IT (10170) 00010ebc:000010010ebc_NS 52801080 O EL1h_n : MOV w0,#0x84 +10206 clk cpu0 R X0 0000000000000084 +10206 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0077 ALLOC 0x000010010ec0_NS +10206 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03b0 ALLOC 0x000010010ec0_NS +10207 clk cpu0 IT (10171) 00010ec0:000010010ec0_NS 52800028 O EL1h_n : MOV w8,#1 +10207 clk cpu0 R X8 0000000000000001 +10208 clk cpu0 IT (10172) 00010ec4:000010010ec4_NS 2a0803e1 O EL1h_n : MOV w1,w8 +10208 clk cpu0 R X1 0000000000000001 +10209 clk cpu0 IT (10173) 00010ec8:000010010ec8_NS 52800069 O EL1h_n : MOV w9,#3 +10209 clk cpu0 R X9 0000000000000003 +10210 clk cpu0 IT (10174) 00010ecc:000010010ecc_NS 2a0903e3 O EL1h_n : MOV w3,w9 +10210 clk cpu0 R X3 0000000000000003 +10211 clk cpu0 IT (10175) 00010ed0:000010010ed0_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +10211 clk cpu0 MW4 03700638:000000f00638_NS 00000001 +10212 clk cpu0 IT (10176) 00010ed4:000010010ed4_NS b90017e9 O EL1h_n : STR w9,[sp,#0x14] +10212 clk cpu0 MW4 03700634:000000f00634_NS 00000003 +10213 clk cpu0 IT (10177) 00010ed8:000010010ed8_NS 94023306 O EL1h_n : BL 0x9daf0 +10213 clk cpu0 R X30 0000000000010EDC +10214 clk cpu0 IT (10178) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +10214 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10214 clk cpu0 R SP_EL1 00000000037005F0 +10215 clk cpu0 IT (10179) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +10215 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +10215 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +10216 clk cpu0 IT (10180) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +10216 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10216 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010edc +10217 clk cpu0 IT (10181) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +10217 clk cpu0 R X19 0000000000000000 +10218 clk cpu0 IT (10182) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +10218 clk cpu0 R cpsr 220003c5 +10219 clk cpu0 IT (10183) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +10219 clk cpu0 R X20 0000000000000084 +10220 clk cpu0 IS (10184) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +10221 clk cpu0 IT (10185) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +10221 clk cpu0 R cpsr 620003c5 +10222 clk cpu0 IT (10186) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +10223 clk cpu0 IT (10187) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +10223 clk cpu0 R X1 0000000000000084 +10224 clk cpu0 IT (10188) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +10224 clk cpu0 R X2 0000000000000000 +10225 clk cpu0 IT (10189) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +10225 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10225 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010edc +10225 clk cpu0 R X19 1818181818181818 +10225 clk cpu0 R X30 0000000000010EDC +10226 clk cpu0 IT (10190) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +10226 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +10226 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +10226 clk cpu0 R X20 001FFFFFFFFFFFFE +10226 clk cpu0 R X21 0000000000F00000 +10227 clk cpu0 IT (10191) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +10227 clk cpu0 R X0 0000000000000002 +10228 clk cpu0 IT (10192) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +10228 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10228 clk cpu0 R SP_EL1 0000000003700620 +10228 clk cpu0 R X22 FFFFFFFFFFFE0003 +10229 clk cpu0 IT (10193) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +10230 clk cpu0 IT (10194) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10230 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10230 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010edc +10230 clk cpu0 R SP_EL1 0000000003700610 +10231 clk cpu0 IT (10195) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +10231 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10231 clk cpu0 R cpsr 620003c5 +10231 clk cpu0 R PMBIDR_EL1 00000030 +10231 clk cpu0 R ESR_EL1 5600000a +10231 clk cpu0 R SPSR_EL1 620003c5 +10231 clk cpu0 R TRBIDR_EL1 000000000000002b +10231 clk cpu0 R ELR_EL1 000000000009ef60 +10232 clk cpu0 IT (10196) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10233 clk cpu0 IT (10197) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10233 clk cpu0 R SP_EL1 0000000003700510 +10234 clk cpu0 IT (10198) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10234 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +10234 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000084 +10235 clk cpu0 IT (10199) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10235 clk cpu0 R X0 000000005600000A +10236 clk cpu0 IT (10200) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10236 clk cpu0 R X1 0000000000000015 +10237 clk cpu0 IT (10201) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10237 clk cpu0 R cpsr 620003c5 +10238 clk cpu0 IT (10202) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10239 clk cpu0 IT (10203) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10239 clk cpu0 R X1 000000000000000A +10240 clk cpu0 IT (10204) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10240 clk cpu0 R cpsr 220003c5 +10241 clk cpu0 IS (10205) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10242 clk cpu0 IT (10206) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10242 clk cpu0 R cpsr 620003c5 +10243 clk cpu0 IS (10207) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10244 clk cpu0 IT (10208) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10244 clk cpu0 R cpsr 220003c5 +10245 clk cpu0 IS (10209) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10246 clk cpu0 IT (10210) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10246 clk cpu0 R cpsr 220003c5 +10247 clk cpu0 IS (10211) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10248 clk cpu0 IT (10212) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10248 clk cpu0 R cpsr 220003c5 +10249 clk cpu0 IS (10213) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10250 clk cpu0 IT (10214) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10250 clk cpu0 R cpsr 220003c5 +10251 clk cpu0 IS (10215) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10252 clk cpu0 IT (10216) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10252 clk cpu0 R cpsr 220003c5 +10253 clk cpu0 IS (10217) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10254 clk cpu0 IT (10218) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10254 clk cpu0 R cpsr 220003c5 +10255 clk cpu0 IS (10219) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10256 clk cpu0 IT (10220) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +10256 clk cpu0 R cpsr 620003c5 +10257 clk cpu0 IT (10221) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +10258 clk cpu0 IT (10222) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10258 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +10258 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000084 +10258 clk cpu0 R X0 0000000000000002 +10258 clk cpu0 R X1 0000000000000084 +10259 clk cpu0 IT (10223) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10259 clk cpu0 R SP_EL1 0000000003700610 +10260 clk cpu0 IT (10224) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +10260 clk cpu0 R X0 0000000000000084 +10261 clk cpu0 IT (10225) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +10261 clk cpu0 R X1 0000000000000000 +10262 clk cpu0 IT (10226) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10262 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10262 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010edc +10262 clk cpu0 R SP_EL1 0000000003700600 +10263 clk cpu0 IT (10227) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +10263 clk cpu0 R X30 00000000000381D4 +10264 clk cpu0 IT (10228) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +10264 clk cpu0 R X9 0000000003006000 +10265 clk cpu0 IT (10229) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10265 clk cpu0 R X8 0000000000000021 +10266 clk cpu0 IT (10230) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +10266 clk cpu0 R X9 00000000030062A0 +10267 clk cpu0 IT (10231) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +10267 clk cpu0 MR8 030063a8:0000008063a8_NS 00000000_000a11cc +10267 clk cpu0 R X2 00000000000A11CC +10268 clk cpu0 IT (10232) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +10268 clk cpu0 R X0 0000000000000000 +10269 clk cpu0 IT (10233) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +10269 clk cpu0 R cpsr 620007c5 +10270 clk cpu0 IT (10234) 000a11cc:0000100a11cc_NS d5110140 O EL1h_n : MSR TRCVIIECTLR,x0 +10270 clk cpu0 R cpsr 620003c5 +10270 clk cpu0 R TRCVIIECTLR 00000000:00000000 +10271 clk cpu0 IT (10235) 000a11d0:0000100a11d0_NS d65f03c0 O EL1h_n : RET +10272 clk cpu0 IT (10236) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10272 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10272 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010edc +10272 clk cpu0 R SP_EL1 0000000003700610 +10272 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10272 clk cpu0 R X30 0000000000010EDC +10273 clk cpu0 IT (10237) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +10273 clk cpu0 R cpsr 620003c5 +10273 clk cpu0 R PMBIDR_EL1 00000030 +10273 clk cpu0 R TRBIDR_EL1 000000000000002b +10274 clk cpu0 IT (10238) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10274 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10274 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010edc +10274 clk cpu0 R SP_EL1 0000000003700620 +10274 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10274 clk cpu0 R X30 0000000000010EDC +10275 clk cpu0 IT (10239) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +10276 clk cpu0 IT (10240) 00010edc:000010010edc_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +10276 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +10277 clk cpu0 IT (10241) 00010ee0:000010010ee0_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +10277 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +10277 clk cpu0 R X2 0000000000000000 +10278 clk cpu0 IT (10242) 00010ee4:000010010ee4_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +10278 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10278 clk cpu0 R X4 0000000000000000 +10279 clk cpu0 IT (10243) 00010ee8:000010010ee8_NS 52801100 O EL1h_n : MOV w0,#0x88 +10279 clk cpu0 R X0 0000000000000088 +10280 clk cpu0 IT (10244) 00010eec:000010010eec_NS b9401be1 O EL1h_n : LDR w1,[sp,#0x18] +10280 clk cpu0 MR4 03700638:000000f00638_NS 00000001 +10280 clk cpu0 R X1 0000000000000001 +10281 clk cpu0 IT (10245) 00010ef0:000010010ef0_NS b94017e3 O EL1h_n : LDR w3,[sp,#0x14] +10281 clk cpu0 MR4 03700634:000000f00634_NS 00000003 +10281 clk cpu0 R X3 0000000000000003 +10282 clk cpu0 IT (10246) 00010ef4:000010010ef4_NS 940232ff O EL1h_n : BL 0x9daf0 +10282 clk cpu0 R X30 0000000000010EF8 +10283 clk cpu0 IT (10247) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +10283 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10283 clk cpu0 R SP_EL1 00000000037005F0 +10284 clk cpu0 IT (10248) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +10284 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +10284 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +10285 clk cpu0 IT (10249) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +10285 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10285 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010ef8 +10286 clk cpu0 IT (10250) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +10286 clk cpu0 R X19 0000000000000000 +10287 clk cpu0 IT (10251) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +10287 clk cpu0 R cpsr 220003c5 +10288 clk cpu0 IT (10252) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +10288 clk cpu0 R X20 0000000000000088 +10289 clk cpu0 IS (10253) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +10290 clk cpu0 IT (10254) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +10290 clk cpu0 R cpsr 620003c5 +10291 clk cpu0 IT (10255) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +10292 clk cpu0 IT (10256) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +10292 clk cpu0 R X1 0000000000000088 +10293 clk cpu0 IT (10257) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +10293 clk cpu0 R X2 0000000000000000 +10294 clk cpu0 IT (10258) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +10294 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10294 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010ef8 +10294 clk cpu0 R X19 1818181818181818 +10294 clk cpu0 R X30 0000000000010EF8 +10295 clk cpu0 IT (10259) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +10295 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +10295 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +10295 clk cpu0 R X20 001FFFFFFFFFFFFE +10295 clk cpu0 R X21 0000000000F00000 +10296 clk cpu0 IT (10260) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +10296 clk cpu0 R X0 0000000000000002 +10297 clk cpu0 IT (10261) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +10297 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10297 clk cpu0 R SP_EL1 0000000003700620 +10297 clk cpu0 R X22 FFFFFFFFFFFE0003 +10298 clk cpu0 IT (10262) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +10299 clk cpu0 IT (10263) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10299 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10299 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010ef8 +10299 clk cpu0 R SP_EL1 0000000003700610 +10300 clk cpu0 IT (10264) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +10300 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10300 clk cpu0 R cpsr 620003c5 +10300 clk cpu0 R PMBIDR_EL1 00000030 +10300 clk cpu0 R ESR_EL1 5600000a +10300 clk cpu0 R SPSR_EL1 620003c5 +10300 clk cpu0 R TRBIDR_EL1 000000000000002b +10300 clk cpu0 R ELR_EL1 000000000009ef60 +10301 clk cpu0 IT (10265) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10302 clk cpu0 IT (10266) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10302 clk cpu0 R SP_EL1 0000000003700510 +10303 clk cpu0 IT (10267) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10303 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +10303 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000088 +10304 clk cpu0 IT (10268) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10304 clk cpu0 R X0 000000005600000A +10305 clk cpu0 IT (10269) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10305 clk cpu0 R X1 0000000000000015 +10306 clk cpu0 IT (10270) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10306 clk cpu0 R cpsr 620003c5 +10307 clk cpu0 IT (10271) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10308 clk cpu0 IT (10272) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10308 clk cpu0 R X1 000000000000000A +10309 clk cpu0 IT (10273) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10309 clk cpu0 R cpsr 220003c5 +10310 clk cpu0 IS (10274) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10311 clk cpu0 IT (10275) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10311 clk cpu0 R cpsr 620003c5 +10312 clk cpu0 IS (10276) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10313 clk cpu0 IT (10277) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10313 clk cpu0 R cpsr 220003c5 +10314 clk cpu0 IS (10278) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10315 clk cpu0 IT (10279) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10315 clk cpu0 R cpsr 220003c5 +10316 clk cpu0 IS (10280) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10317 clk cpu0 IT (10281) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10317 clk cpu0 R cpsr 220003c5 +10318 clk cpu0 IS (10282) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10319 clk cpu0 IT (10283) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10319 clk cpu0 R cpsr 220003c5 +10320 clk cpu0 IS (10284) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10321 clk cpu0 IT (10285) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10321 clk cpu0 R cpsr 220003c5 +10322 clk cpu0 IS (10286) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10323 clk cpu0 IT (10287) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10323 clk cpu0 R cpsr 220003c5 +10324 clk cpu0 IS (10288) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10325 clk cpu0 IT (10289) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +10325 clk cpu0 R cpsr 620003c5 +10326 clk cpu0 IT (10290) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +10327 clk cpu0 IT (10291) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10327 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +10327 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000088 +10327 clk cpu0 R X0 0000000000000002 +10327 clk cpu0 R X1 0000000000000088 +10328 clk cpu0 IT (10292) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10328 clk cpu0 R SP_EL1 0000000003700610 +10329 clk cpu0 IT (10293) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +10329 clk cpu0 R X0 0000000000000088 +10330 clk cpu0 IT (10294) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +10330 clk cpu0 R X1 0000000000000000 +10331 clk cpu0 IT (10295) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10331 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10331 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010ef8 +10331 clk cpu0 R SP_EL1 0000000003700600 +10332 clk cpu0 IT (10296) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +10332 clk cpu0 R X30 00000000000381D4 +10333 clk cpu0 IT (10297) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +10333 clk cpu0 R X9 0000000003006000 +10334 clk cpu0 IT (10298) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10334 clk cpu0 R X8 0000000000000022 +10335 clk cpu0 IT (10299) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +10335 clk cpu0 R X9 00000000030062A0 +10336 clk cpu0 IT (10300) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +10336 clk cpu0 MR8 030063b0:0000008063b0_NS 00000000_000a11c4 +10336 clk cpu0 R X2 00000000000A11C4 +10337 clk cpu0 IT (10301) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +10337 clk cpu0 R X0 0000000000000000 +10338 clk cpu0 IT (10302) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +10338 clk cpu0 R cpsr 620007c5 +10339 clk cpu0 IT (10303) 000a11c4:0000100a11c4_NS d5110240 O EL1h_n : MSR TRCVISSCTLR,x0 +10339 clk cpu0 R cpsr 620003c5 +10339 clk cpu0 R TRCVISSCTLR 00000000:00000000 +10340 clk cpu0 IT (10304) 000a11c8:0000100a11c8_NS d65f03c0 O EL1h_n : RET +10341 clk cpu0 IT (10305) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10341 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10341 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010ef8 +10341 clk cpu0 R SP_EL1 0000000003700610 +10341 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10341 clk cpu0 R X30 0000000000010EF8 +10342 clk cpu0 IT (10306) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +10342 clk cpu0 R cpsr 620003c5 +10342 clk cpu0 R PMBIDR_EL1 00000030 +10342 clk cpu0 R TRBIDR_EL1 000000000000002b +10343 clk cpu0 IT (10307) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10343 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10343 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010ef8 +10343 clk cpu0 R SP_EL1 0000000003700620 +10343 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10343 clk cpu0 R X30 0000000000010EF8 +10344 clk cpu0 IT (10308) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +10345 clk cpu0 IT (10309) 00010ef8:000010010ef8_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +10345 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10345 clk cpu0 R X3 0000000000000000 +10346 clk cpu0 IT (10310) 00010efc:000010010efc_NS 52803e00 O EL1h_n : MOV w0,#0x1f0 +10346 clk cpu0 R X0 00000000000001F0 +10346 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0078 ALLOC 0x000010010f00_NS +10346 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03c0 ALLOC 0x000010010f00_NS +10347 clk cpu0 IT (10311) 00010f00:000010010f00_NS 52800021 O EL1h_n : MOV w1,#1 +10347 clk cpu0 R X1 0000000000000001 +10348 clk cpu0 IT (10312) 00010f04:000010010f04_NS 52800062 O EL1h_n : MOV w2,#3 +10348 clk cpu0 R X2 0000000000000003 +10349 clk cpu0 IT (10313) 00010f08:000010010f08_NS 940229fb O EL1h_n : BL 0x9b6f4 +10349 clk cpu0 R X30 0000000000010F0C +10350 clk cpu0 IT (10314) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +10350 clk cpu0 MW8 03700600:000000f00600_NS 001fffff_fffffffe +10350 clk cpu0 R SP_EL1 0000000003700600 +10351 clk cpu0 IT (10315) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +10351 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10351 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010f0c +10352 clk cpu0 IT (10316) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +10352 clk cpu0 R cpsr 220003c5 +10353 clk cpu0 IT (10317) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +10353 clk cpu0 R X19 00000000000001F0 +10354 clk cpu0 IS (10318) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +10355 clk cpu0 IT (10319) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +10355 clk cpu0 R cpsr 620003c5 +10356 clk cpu0 IT (10320) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +10357 clk cpu0 IT (10321) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +10357 clk cpu0 R X1 00000000000001F0 +10358 clk cpu0 IT (10322) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +10358 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10358 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010f0c +10358 clk cpu0 R X19 1818181818181818 +10358 clk cpu0 R X30 0000000000010F0C +10359 clk cpu0 IT (10323) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +10359 clk cpu0 R X0 0000000000000001 +10360 clk cpu0 IT (10324) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +10360 clk cpu0 MR8 03700600:000000f00600_NS 001fffff_fffffffe +10360 clk cpu0 R SP_EL1 0000000003700620 +10360 clk cpu0 R X20 001FFFFFFFFFFFFE +10361 clk cpu0 IT (10325) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +10362 clk cpu0 IT (10326) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10362 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10362 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010f0c +10362 clk cpu0 R SP_EL1 0000000003700610 +10363 clk cpu0 IT (10327) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +10363 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10363 clk cpu0 R cpsr 620003c5 +10363 clk cpu0 R PMBIDR_EL1 00000030 +10363 clk cpu0 R ESR_EL1 56000005 +10363 clk cpu0 R SPSR_EL1 620003c5 +10363 clk cpu0 R TRBIDR_EL1 000000000000002b +10363 clk cpu0 R ELR_EL1 000000000009ef50 +10364 clk cpu0 IT (10328) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10365 clk cpu0 IT (10329) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10365 clk cpu0 R SP_EL1 0000000003700510 +10366 clk cpu0 IT (10330) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10366 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +10366 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001f0 +10367 clk cpu0 IT (10331) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10367 clk cpu0 R X0 0000000056000005 +10368 clk cpu0 IT (10332) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10368 clk cpu0 R X1 0000000000000015 +10369 clk cpu0 IT (10333) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10369 clk cpu0 R cpsr 620003c5 +10370 clk cpu0 IT (10334) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10371 clk cpu0 IT (10335) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10371 clk cpu0 R X1 0000000000000005 +10372 clk cpu0 IT (10336) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10372 clk cpu0 R cpsr 620003c5 +10373 clk cpu0 IS (10337) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10374 clk cpu0 IT (10338) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10374 clk cpu0 R cpsr 820003c5 +10375 clk cpu0 IS (10339) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10376 clk cpu0 IT (10340) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10376 clk cpu0 R cpsr 820003c5 +10377 clk cpu0 IS (10341) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10378 clk cpu0 IT (10342) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10378 clk cpu0 R cpsr 820003c5 +10379 clk cpu0 IS (10343) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10380 clk cpu0 IT (10344) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10380 clk cpu0 R cpsr 820003c5 +10381 clk cpu0 IS (10345) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10382 clk cpu0 IT (10346) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10382 clk cpu0 R cpsr 820003c5 +10383 clk cpu0 IS (10347) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10384 clk cpu0 IT (10348) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10384 clk cpu0 R cpsr 820003c5 +10385 clk cpu0 IS (10349) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10386 clk cpu0 IT (10350) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10386 clk cpu0 R cpsr 620003c5 +10387 clk cpu0 IT (10351) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10388 clk cpu0 IT (10352) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10388 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +10388 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001f0 +10388 clk cpu0 R X0 0000000000000001 +10388 clk cpu0 R X1 00000000000001F0 +10389 clk cpu0 IT (10353) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10389 clk cpu0 R SP_EL1 0000000003700610 +10390 clk cpu0 IT (10354) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +10390 clk cpu0 R X0 00000000000001F0 +10391 clk cpu0 IT (10355) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10391 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10391 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010f0c +10391 clk cpu0 R SP_EL1 0000000003700600 +10392 clk cpu0 IT (10356) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +10392 clk cpu0 R X30 00000000000381B4 +10393 clk cpu0 IT (10357) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +10393 clk cpu0 R X9 0000000003003000 +10394 clk cpu0 IT (10358) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10394 clk cpu0 R X8 000000000000007C +10395 clk cpu0 IT (10359) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +10395 clk cpu0 R X9 00000000030039C8 +10396 clk cpu0 IT (10360) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +10396 clk cpu0 MR8 03003da8:000000803da8_NS 00000000_0009f798 +10396 clk cpu0 R X0 000000000009F798 +10397 clk cpu0 IT (10361) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +10397 clk cpu0 R cpsr 620007c5 +10398 clk cpu0 IT (10362) 0009f798:00001009f798_NS d5310ce0 O EL1h_n : MRS x0,TRCIDR4 +10398 clk cpu0 R cpsr 620003c5 +10398 clk cpu0 R X0 0000000011180004 +10399 clk cpu0 IT (10363) 0009f79c:00001009f79c_NS d65f03c0 O EL1h_n : RET +10400 clk cpu0 IT (10364) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10400 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10400 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010f0c +10400 clk cpu0 R SP_EL1 0000000003700610 +10400 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10400 clk cpu0 R X30 0000000000010F0C +10401 clk cpu0 IT (10365) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +10401 clk cpu0 R cpsr 620003c5 +10401 clk cpu0 R PMBIDR_EL1 00000030 +10401 clk cpu0 R TRBIDR_EL1 000000000000002b +10402 clk cpu0 IT (10366) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10402 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10402 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010f0c +10402 clk cpu0 R SP_EL1 0000000003700620 +10402 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10402 clk cpu0 R X30 0000000000010F0C +10403 clk cpu0 IT (10367) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +10404 clk cpu0 IT (10368) 00010f0c:000010010f0c_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +10404 clk cpu0 MW4 037007b8:000000f007b8_NS 11180004 +10405 clk cpu0 IT (10369) 00010f10:000010010f10_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +10405 clk cpu0 MR4 037007b8:000000f007b8_NS 11180004 +10405 clk cpu0 R X8 0000000011180004 +10406 clk cpu0 IT (10370) 00010f14:000010010f14_NS 529e0009 O EL1h_n : MOV w9,#0xf000 +10406 clk cpu0 R X9 000000000000F000 +10407 clk cpu0 IT (10371) 00010f18:000010010f18_NS 0a090108 O EL1h_n : AND w8,w8,w9 +10407 clk cpu0 R X8 0000000000000000 +10408 clk cpu0 IT (10372) 00010f1c:000010010f1c_NS 52800189 O EL1h_n : MOV w9,#0xc +10408 clk cpu0 R X9 000000000000000C +10409 clk cpu0 IT (10373) 00010f20:000010010f20_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +10409 clk cpu0 R X8 0000000000000000 +10410 clk cpu0 IT (10374) 00010f24:000010010f24_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +10410 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +10411 clk cpu0 IT (10375) 00010f28:000010010f28_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +10411 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +10411 clk cpu0 R X8 0000000000000000 +10412 clk cpu0 IS (10376) 00010f2c:000010010f2c_NS 35000048 O EL1h_n : CBNZ w8,0x10f34 +10413 clk cpu0 IT (10377) 00010f30:000010010f30_NS 14000008 O EL1h_n : B 0x10f50 +10413 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007b ALLOC 0x000010010f40_NS +10413 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03d1 ALLOC 0x000010010f40_NS +10414 clk cpu0 IT (10378) 00010f50:000010010f50_NS 52800028 O EL1h_n : MOV w8,#1 +10414 clk cpu0 R X8 0000000000000001 +10415 clk cpu0 IT (10379) 00010f54:000010010f54_NS b9019be8 O EL1h_n : STR w8,[sp,#0x198] +10415 clk cpu0 MW4 037007b8:000000f007b8_NS 00000001 +10416 clk cpu0 IT (10380) 00010f58:000010010f58_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +10416 clk cpu0 MR4 037007b8:000000f007b8_NS 00000001 +10416 clk cpu0 R X2 0000000000000001 +10417 clk cpu0 IT (10381) 00010f5c:000010010f5c_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +10417 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +10417 clk cpu0 R X4 0000000000000000 +10418 clk cpu0 IT (10382) 00010f60:000010010f60_NS 52800080 O EL1h_n : MOV w0,#4 +10418 clk cpu0 R X0 0000000000000004 +10419 clk cpu0 IT (10383) 00010f64:000010010f64_NS 2a0803e1 O EL1h_n : MOV w1,w8 +10419 clk cpu0 R X1 0000000000000001 +10420 clk cpu0 IT (10384) 00010f68:000010010f68_NS 52800063 O EL1h_n : MOV w3,#3 +10420 clk cpu0 R X3 0000000000000003 +10421 clk cpu0 IT (10385) 00010f6c:000010010f6c_NS 940232e1 O EL1h_n : BL 0x9daf0 +10421 clk cpu0 R X30 0000000000010F70 +10422 clk cpu0 IT (10386) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +10422 clk cpu0 MW8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10422 clk cpu0 R SP_EL1 00000000037005F0 +10423 clk cpu0 IT (10387) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +10423 clk cpu0 MW8 03700600:000000f00600_NS 00000000_00f00000 +10423 clk cpu0 MW8 03700608:000000f00608_NS 001fffff_fffffffe +10424 clk cpu0 IT (10388) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +10424 clk cpu0 MW8 03700610:000000f00610_NS 18181818_18181818 +10424 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010f70 +10425 clk cpu0 IT (10389) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +10425 clk cpu0 R X19 0000000000000001 +10426 clk cpu0 IT (10390) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +10426 clk cpu0 R cpsr 220003c5 +10427 clk cpu0 IT (10391) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +10427 clk cpu0 R X20 0000000000000004 +10428 clk cpu0 IS (10392) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +10429 clk cpu0 IT (10393) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +10429 clk cpu0 R cpsr 620003c5 +10430 clk cpu0 IT (10394) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +10431 clk cpu0 IT (10395) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +10431 clk cpu0 R X1 0000000000000004 +10432 clk cpu0 IT (10396) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +10432 clk cpu0 R X2 0000000000000001 +10433 clk cpu0 IT (10397) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +10433 clk cpu0 MR8 03700610:000000f00610_NS 18181818_18181818 +10433 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010f70 +10433 clk cpu0 R X19 1818181818181818 +10433 clk cpu0 R X30 0000000000010F70 +10434 clk cpu0 IT (10398) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +10434 clk cpu0 MR8 03700600:000000f00600_NS 00000000_00f00000 +10434 clk cpu0 MR8 03700608:000000f00608_NS 001fffff_fffffffe +10434 clk cpu0 R X20 001FFFFFFFFFFFFE +10434 clk cpu0 R X21 0000000000F00000 +10435 clk cpu0 IT (10399) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +10435 clk cpu0 R X0 0000000000000002 +10436 clk cpu0 IT (10400) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +10436 clk cpu0 MR8 037005f0:000000f005f0_NS ffffffff_fffe0003 +10436 clk cpu0 R SP_EL1 0000000003700620 +10436 clk cpu0 R X22 FFFFFFFFFFFE0003 +10437 clk cpu0 IT (10401) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +10438 clk cpu0 IT (10402) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10438 clk cpu0 MW8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10438 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010f70 +10438 clk cpu0 R SP_EL1 0000000003700610 +10439 clk cpu0 IT (10403) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +10439 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +10439 clk cpu0 R cpsr 620003c5 +10439 clk cpu0 R PMBIDR_EL1 00000030 +10439 clk cpu0 R ESR_EL1 5600000a +10439 clk cpu0 R SPSR_EL1 620003c5 +10439 clk cpu0 R TRBIDR_EL1 000000000000002b +10439 clk cpu0 R ELR_EL1 000000000009ef60 +10440 clk cpu0 IT (10404) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +10441 clk cpu0 IT (10405) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +10441 clk cpu0 R SP_EL1 0000000003700510 +10442 clk cpu0 IT (10406) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +10442 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +10442 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000004 +10443 clk cpu0 IT (10407) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +10443 clk cpu0 R X0 000000005600000A +10444 clk cpu0 IT (10408) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +10444 clk cpu0 R X1 0000000000000015 +10445 clk cpu0 IT (10409) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +10445 clk cpu0 R cpsr 620003c5 +10446 clk cpu0 IT (10410) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +10447 clk cpu0 IT (10411) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +10447 clk cpu0 R X1 000000000000000A +10448 clk cpu0 IT (10412) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +10448 clk cpu0 R cpsr 220003c5 +10449 clk cpu0 IS (10413) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +10450 clk cpu0 IT (10414) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +10450 clk cpu0 R cpsr 620003c5 +10451 clk cpu0 IS (10415) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +10452 clk cpu0 IT (10416) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +10452 clk cpu0 R cpsr 220003c5 +10453 clk cpu0 IS (10417) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +10454 clk cpu0 IT (10418) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +10454 clk cpu0 R cpsr 220003c5 +10455 clk cpu0 IS (10419) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +10456 clk cpu0 IT (10420) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +10456 clk cpu0 R cpsr 220003c5 +10457 clk cpu0 IS (10421) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +10458 clk cpu0 IT (10422) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +10458 clk cpu0 R cpsr 220003c5 +10459 clk cpu0 IS (10423) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +10460 clk cpu0 IT (10424) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +10460 clk cpu0 R cpsr 220003c5 +10461 clk cpu0 IS (10425) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +10462 clk cpu0 IT (10426) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +10462 clk cpu0 R cpsr 220003c5 +10463 clk cpu0 IS (10427) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +10464 clk cpu0 IT (10428) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +10464 clk cpu0 R cpsr 620003c5 +10465 clk cpu0 IT (10429) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +10466 clk cpu0 IT (10430) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +10466 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +10466 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000004 +10466 clk cpu0 R X0 0000000000000002 +10466 clk cpu0 R X1 0000000000000004 +10467 clk cpu0 IT (10431) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +10467 clk cpu0 R SP_EL1 0000000003700610 +10468 clk cpu0 IT (10432) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +10468 clk cpu0 R X0 0000000000000004 +10469 clk cpu0 IT (10433) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +10469 clk cpu0 R X1 0000000000000001 +10470 clk cpu0 IT (10434) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +10470 clk cpu0 MW8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10470 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00010f70 +10470 clk cpu0 R SP_EL1 0000000003700600 +10471 clk cpu0 IT (10435) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +10471 clk cpu0 R X30 00000000000381D4 +10472 clk cpu0 IT (10436) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +10472 clk cpu0 R X9 0000000003006000 +10473 clk cpu0 IT (10437) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +10473 clk cpu0 R X8 0000000000000001 +10474 clk cpu0 IT (10438) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +10474 clk cpu0 R X9 00000000030062A0 +10475 clk cpu0 IT (10439) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +10475 clk cpu0 MR8 030062a8:0000008062a8_NS 00000000_000a10c0 +10475 clk cpu0 R X2 00000000000A10C0 +10476 clk cpu0 IT (10440) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +10476 clk cpu0 R X0 0000000000000001 +10477 clk cpu0 IT (10441) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +10477 clk cpu0 R cpsr 620007c5 +10478 clk cpu0 IT (10442) 000a10c0:0000100a10c0_NS d5110100 O EL1h_n : MSR TRCPRGCTLR,x0 +10478 clk cpu0 R cpsr 620003c5 +10478 clk cpu0 R TRCPRGCTLR 00000000:00000001 +10479 clk cpu0 IT (10443) 000a10c4:0000100a10c4_NS d5033fdf O EL1h_n : ISB +10479 clk cpu0 R PMBIDR_EL1 00000030 +10479 clk cpu0 R TRBIDR_EL1 000000000000002b +10480 clk cpu0 IT (10444) 000a10c8:0000100a10c8_NS d65f03c0 O EL1h_n : RET +10481 clk cpu0 IT (10445) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10481 clk cpu0 MR8 03700600:000000f00600_NS 7fff7fff_7fff7fff +10481 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00010f70 +10481 clk cpu0 R SP_EL1 0000000003700610 +10481 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10481 clk cpu0 R X30 0000000000010F70 +10482 clk cpu0 IT (10446) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +10482 clk cpu0 R cpsr 620003c5 +10482 clk cpu0 R PMBIDR_EL1 00000030 +10482 clk cpu0 R TRBIDR_EL1 000000000000002b +10483 clk cpu0 IT (10447) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10483 clk cpu0 MR8 03700610:000000f00610_NS 7fff7fff_7fff7fff +10483 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010f70 +10483 clk cpu0 R SP_EL1 0000000003700620 +10483 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10483 clk cpu0 R X30 0000000000010F70 +10484 clk cpu0 IT (10448) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +10485 clk cpu0 IT (10449) 00010f70:000010010f70_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +10485 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +10485 clk cpu0 R X8 0000000000000001 +10486 clk cpu0 IT (10450) 00010f74:000010010f74_NS 7100051f O EL1h_n : CMP w8,#1 +10486 clk cpu0 R cpsr 620003c5 +10487 clk cpu0 IT (10451) 00010f78:000010010f78_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +10487 clk cpu0 R X8 0000000000000000 +10488 clk cpu0 IS (10452) 00010f7c:000010010f7c_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10f84 +10488 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007d ALLOC 0x000010010f80_NS +10488 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03e0 ALLOC 0x000010010f80_NS +10489 clk cpu0 IT (10453) 00010f80:000010010f80_NS 1400000a O EL1h_n : B 0x10fa8 +10490 clk cpu0 IT (10454) 00010fa8:000010010fa8_NS 1400007b O EL1h_n : B 0x11194 +10490 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008d ALLOC 0x000010011180_NS +10490 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0461 ALLOC 0x000010011180_NS +10491 clk cpu0 IT (10455) 00011194:000010011194_NS 914403ff O EL1h_n : ADD sp,sp,#0x100,LSL #12 +10491 clk cpu0 R SP_EL1 0000000003800620 +10492 clk cpu0 IT (10456) 00011198:000010011198_NS 910683ff O EL1h_n : ADD sp,sp,#0x1a0 +10492 clk cpu0 R SP_EL1 00000000038007C0 +10493 clk cpu0 IT (10457) 0001119c:00001001119c_NS a8c17bfc O EL1h_n : LDP x28,x30,[sp],#0x10 +10493 clk cpu0 MR8 038007c0:0000108007c0_NS ff7fff7f_ff7fff7f +10493 clk cpu0 MR8 038007c8:0000108007c8_NS 00000000_0003d808 +10493 clk cpu0 R SP_EL1 00000000038007D0 +10493 clk cpu0 R X28 FF7FFF7FFF7FFF7F +10493 clk cpu0 R X30 000000000003D808 +10494 clk cpu0 IT (10458) 000111a0:0000100111a0_NS d65f03c0 O EL1h_n : RET +10494 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x000010015800 +10494 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x00001003d800_NS +10495 clk cpu0 IT (10459) 0003d808:00001003d808_NS a8c13bed O EL1h_n : LDP x13,x14,[sp],#0x10 +10495 clk cpu0 MR8 038007d0:0000108007d0_NS 00000000_0a2e7473 +10495 clk cpu0 MR8 038007d8:0000108007d8_NS 00000000_2e747300 +10495 clk cpu0 R SP_EL1 00000000038007E0 +10495 clk cpu0 R X13 000000000A2E7473 +10495 clk cpu0 R X14 000000002E747300 +10496 clk cpu0 IT (10460) 0003d80c:00001003d80c_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +10496 clk cpu0 MR8 038007e0:0000108007e0_NS 7fff7fff_7fff7fff +10496 clk cpu0 MR8 038007e8:0000108007e8_NS 00000000_01000094 +10496 clk cpu0 R SP_EL1 00000000038007F0 +10496 clk cpu0 R X29 7FFF7FFF7FFF7FFF +10496 clk cpu0 R X30 0000000001000094 +10497 clk cpu0 IT (10461) 0003d810:00001003d810_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +10497 clk cpu0 MR8 038007f0:0000108007f0_NS 00000000_000a723c +10497 clk cpu0 MR8 038007f8:0000108007f8_NS 00000000_600003c0 +10497 clk cpu0 R SP_EL1 0000000003800800 +10497 clk cpu0 R X2 00000000000A723C +10497 clk cpu0 R X3 00000000600003C0 +10498 clk cpu0 IT (10462) 0003d814:00001003d814_NS d5184022 O EL1h_n : MSR ELR_EL1,x2 +10498 clk cpu0 R ELR_EL1 00000000:000a723c +10499 clk cpu0 IT (10463) 0003d818:00001003d818_NS d5184003 O EL1h_n : MSR SPSR_el1,x3 +10499 clk cpu0 R SPSR_EL1 00000000:600003c0 +10500 clk cpu0 IT (10464) 0003d81c:00001003d81c_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +10500 clk cpu0 MR8 03800800:000010800800_NS 00000000_00000000 +10500 clk cpu0 MR8 03800808:000010800808_NS 00000000_00300000 +10500 clk cpu0 R SP_EL1 0000000003800810 +10500 clk cpu0 R X2 0000000000000000 +10500 clk cpu0 R X3 0000000000300000 +10501 clk cpu0 IT (10465) 0003d820:00001003d820_NS d69f03e0 O EL1h_n : ERET +10501 clk cpu0 E 00000000 EL0t 00000019 CoreEvent_ModeChange +10501 clk cpu0 R cpsr 600003c0 +10501 clk cpu0 R PMBIDR_EL1 00000020 +10501 clk cpu0 R TRBIDR_EL1 000000000000002b +10501 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +10501 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +10502 clk cpu0 IT (10466) 000a723c:0000100a723c_NS d65f03c0 O EL0t_n : RET +10503 clk cpu0 IT (10467) 01000094 10000075 O EL0t_n : ADR x21,0x10000a0 +10503 clk cpu0 R X21 00000000010000A0 +10504 clk cpu0 IT (10468) 01000098 f94002b5 O EL0t_n : LDR x21,[x21,#0] +10504 clk cpu0 MR8 010000a0:0000010000a0_NS 00000000_02f00008 +10504 clk cpu0 R X21 0000000002F00008 +10505 clk cpu0 IT (10469) 0100009c 14000004 O EL0t_n : B 0x10000ac +10506 clk cpu0 IT (10470) 010000ac d2800020 O EL0t_n : MOV x0,#1 +10506 clk cpu0 R X0 0000000000000001 +10507 clk cpu0 IT (10471) 010000b0 97c26bf8 O EL0t_n : BL 0x9b090 +10507 clk cpu0 R X30 00000000010000B4 +10507 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 INVAL 0x0000100a7080_NS +10507 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 ALLOC 0x00001009b080_NS +10507 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c22 ALLOC 0x00001009b080_NS +10508 clk cpu0 IT (10472) 0009b090:00001009b090_NS a9bd5bf7 O EL0t_n : STP x23,x22,[sp,#-0x30]! +10508 clk cpu0 MW8 030458e0:0000008458e0_NS fffe0000_00003fff +10508 clk cpu0 MW8 030458e8:0000008458e8_NS ffffffff_fffe0003 +10508 clk cpu0 R SP_EL0 00000000030458E0 +10509 clk cpu0 IT (10473) 0009b094:00001009b094_NS a90153f5 O EL0t_n : STP x21,x20,[sp,#0x10] +10509 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00008 +10509 clk cpu0 MW8 030458f8:0000008458f8_NS 001fffff_fffffffe +10510 clk cpu0 IT (10474) 0009b098:00001009b098_NS a9027bf3 O EL0t_n : STP x19,x30,[sp,#0x20] +10510 clk cpu0 MW8 03045900:000000845900_NS 18181818_18181818 +10510 clk cpu0 MW8 03045908:000000845908_NS 00000000_010000b4 +10511 clk cpu0 IT (10475) 0009b09c:00001009b09c_NS 2a0003f4 O EL0t_n : MOV w20,w0 +10511 clk cpu0 R X20 0000000000000001 +10512 clk cpu0 IT (10476) 0009b0a0:00001009b0a0_NS 94003070 O EL0t_n : BL 0xa7260 +10512 clk cpu0 R X30 000000000009B0A4 +10513 clk cpu0 IT (10477) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +10513 clk cpu0 R X0 0000000000000000 +10514 clk cpu0 IT (10478) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +10514 clk cpu0 R cpsr 600007c0 +10515 clk cpu0 IT (10479) 0009b0a4:00001009b0a4_NS 2a0003f5 O EL0t_n : MOV w21,w0 +10515 clk cpu0 R cpsr 600003c0 +10515 clk cpu0 R X21 0000000000000000 +10516 clk cpu0 IT (10480) 0009b0a8:00001009b0a8_NS 94003066 O EL0t_n : BL 0xa7240 +10516 clk cpu0 R X30 000000000009B0AC +10517 clk cpu0 IT (10481) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +10517 clk cpu0 R X0 0000000060000000 +10518 clk cpu0 IT (10482) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +10519 clk cpu0 IT (10483) 0009b0ac:00001009b0ac_NS f0030b96 O EL0t_n : ADRP x22,0x620e0ac +10519 clk cpu0 R X22 000000000620E000 +10520 clk cpu0 IT (10484) 0009b0b0:00001009b0b0_NS 910002d6 O EL0t_n : ADD x22,x22,#0 +10520 clk cpu0 R X22 000000000620E000 +10521 clk cpu0 IT (10485) 0009b0b4:00001009b0b4_NS 52800308 O EL0t_n : MOV w8,#0x18 +10521 clk cpu0 R X8 0000000000000018 +10522 clk cpu0 IT (10486) 0009b0b8:00001009b0b8_NS 9ba85aa8 O EL0t_n : UMADDL x8,w21,w8,x22 +10522 clk cpu0 R X8 000000000620E000 +10523 clk cpu0 IT (10487) 0009b0bc:00001009b0bc_NS 91402108 O EL0t_n : ADD x8,x8,#8,LSL #12 +10523 clk cpu0 R X8 0000000006216000 +10523 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0187 ALLOC 0x00001009b0c0_NS +10523 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c33 ALLOC 0x00001009b0c0_NS +10524 clk cpu0 IT (10488) 0009b0c0:00001009b0c0_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +10524 clk cpu0 MR4 06216000:000015216000_NS 00000000 +10524 clk cpu0 R X9 0000000000000000 +10524 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x0000502a2000_NS +10524 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000015216000_NS +10525 clk cpu0 IT (10489) 0009b0c4:00001009b0c4_NS 2a0003f3 O EL0t_n : MOV w19,w0 +10525 clk cpu0 R X19 0000000060000000 +10526 clk cpu0 IT (10490) 0009b0c8:00001009b0c8_NS 11000529 O EL0t_n : ADD w9,w9,#1 +10526 clk cpu0 R X9 0000000000000001 +10527 clk cpu0 IT (10491) 0009b0cc:00001009b0cc_NS 6b14013f O EL0t_n : CMP w9,w20 +10527 clk cpu0 R cpsr 600003c0 +10528 clk cpu0 IS (10492) 0009b0d0:00001009b0d0_NS 54000101 O EL0t_n : B.NE 0x9b0f0 +10529 clk cpu0 IT (10493) 0009b0d4:00001009b0d4_NS 2a1503f5 O EL0t_n : MOV w21,w21 +10529 clk cpu0 R X21 0000000000000000 +10530 clk cpu0 IT (10494) 0009b0d8:00001009b0d8_NS 5280030a O EL0t_n : MOV w10,#0x18 +10530 clk cpu0 R X10 0000000000000018 +10531 clk cpu0 IT (10495) 0009b0dc:00001009b0dc_NS 9b0a5aaa O EL0t_n : MADD x10,x21,x10,x22 +10531 clk cpu0 R X10 000000000620E000 +10532 clk cpu0 IT (10496) 0009b0e0:00001009b0e0_NS 5290018b O EL0t_n : MOV w11,#0x800c +10532 clk cpu0 R X11 000000000000800C +10533 clk cpu0 IT (10497) 0009b0e4:00001009b0e4_NS 8b0b0157 O EL0t_n : ADD x23,x10,x11 +10533 clk cpu0 R X23 000000000621600C +10534 clk cpu0 IT (10498) 0009b0e8:00001009b0e8_NS b94002ea O EL0t_n : LDR w10,[x23,#0] +10534 clk cpu0 MR4 0621600c:00001521600c_NS 00000000 +10534 clk cpu0 R X10 0000000000000000 +10535 clk cpu0 IT (10499) 0009b0ec:00001009b0ec_NS 3400036a O EL0t_n : CBZ w10,0x9b158 +10535 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018b ALLOC 0x00001009b140_NS +10535 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c50 ALLOC 0x00001009b140_NS +10536 clk cpu0 IT (10500) 0009b158:00001009b158_NS f0030bca O EL0t_n : ADRP x10,0x6216158 +10536 clk cpu0 R X10 0000000006216000 +10537 clk cpu0 IT (10501) 0009b15c:00001009b15c_NS b940f94a O EL0t_n : LDR w10,[x10,#0xf8] +10537 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +10537 clk cpu0 R X10 0000000000000003 +10538 clk cpu0 IT (10502) 0009b160:00001009b160_NS b9000109 O EL0t_n : STR w9,[x8,#0] +10538 clk cpu0 MW4 06216000:000015216000_NS 00000001 +10538 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 DIRTY 0x000015216000_NS +10538 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1800 CLEAN 0x000015216000_NS +10538 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1800 INVAL 0x000015216000_NS +10539 clk cpu0 IS (10503) 0009b164:00001009b164_NS 340000ea O EL0t_n : CBZ w10,0x9b180 +10540 clk cpu0 IT (10504) 0009b168:00001009b168_NS d0fffd81 O EL0t_n : ADRP x1,0x4d168 +10540 clk cpu0 R X1 000000000004D000 +10541 clk cpu0 IT (10505) 0009b16c:00001009b16c_NS 91001c21 O EL0t_n : ADD x1,x1,#7 +10541 clk cpu0 R X1 000000000004D007 +10542 clk cpu0 IT (10506) 0009b170:00001009b170_NS 52800020 O EL0t_n : MOV w0,#1 +10542 clk cpu0 R X0 0000000000000001 +10543 clk cpu0 IT (10507) 0009b174:00001009b174_NS 2a1503e2 O EL0t_n : MOV w2,w21 +10543 clk cpu0 R X2 0000000000000000 +10544 clk cpu0 IT (10508) 0009b178:00001009b178_NS 2a1403e3 O EL0t_n : MOV w3,w20 +10544 clk cpu0 R X3 0000000000000001 +10545 clk cpu0 IT (10509) 0009b17c:00001009b17c_NS 940004d4 O EL0t_n : BL 0x9c4cc +10545 clk cpu0 R X30 000000000009B180 +10546 clk cpu0 IT (10510) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +10546 clk cpu0 R SP_EL0 0000000003045850 +10547 clk cpu0 IT (10511) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +10547 clk cpu0 R X8 0000000006216000 +10548 clk cpu0 IT (10512) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +10548 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +10548 clk cpu0 R X8 0000000000000003 +10549 clk cpu0 IT (10513) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +10549 clk cpu0 MW8 030458c0:0000008458c0_NS 00000000_00000000 +10549 clk cpu0 MW8 030458c8:0000008458c8_NS 00000000_00000001 +10550 clk cpu0 IT (10514) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +10550 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_60000000 +10550 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_0009b180 +10551 clk cpu0 IT (10515) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +10551 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +10551 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000001 +10552 clk cpu0 IT (10516) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +10552 clk cpu0 R cpsr 200003c0 +10553 clk cpu0 IT (10517) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +10553 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +10553 clk cpu0 MW8 03045868:000000845868_NS 00000000_000fffe0 +10554 clk cpu0 IT (10518) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +10554 clk cpu0 MW8 03045870:000000845870_NS e7ffe7ff_e7ffe7ff +10554 clk cpu0 MW8 03045878:000000845878_NS 0001ffff_fe000000 +10555 clk cpu0 IT (10519) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +10555 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_00000000 +10555 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_00000000 +10556 clk cpu0 IT (10520) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +10556 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000000 +10556 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_00000000 +10557 clk cpu0 IS (10521) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +10558 clk cpu0 IT (10522) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +10558 clk cpu0 R X20 0000000003008000 +10559 clk cpu0 IT (10523) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +10559 clk cpu0 R X20 0000000003008528 +10560 clk cpu0 IT (10524) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +10560 clk cpu0 R X0 0000000003008528 +10561 clk cpu0 IT (10525) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +10561 clk cpu0 R X19 000000000004D007 +10562 clk cpu0 IT (10526) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +10562 clk cpu0 R X30 000000000009C510 +10563 clk cpu0 IT (10527) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +10563 clk cpu0 R X8 0000000006216000 +10564 clk cpu0 IT (10528) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +10564 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +10564 clk cpu0 R X8 0000000000000001 +10565 clk cpu0 IT (10529) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +10565 clk cpu0 R cpsr 800003c0 +10566 clk cpu0 IT (10530) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +10567 clk cpu0 IT (10531) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +10568 clk cpu0 IT (10532) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +10568 clk cpu0 R X9 0000000003045850 +10569 clk cpu0 IT (10533) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +10569 clk cpu0 R X8 00000000FFFFFFD0 +10570 clk cpu0 IT (10534) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +10570 clk cpu0 R X10 00000000030458E0 +10571 clk cpu0 IT (10535) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +10571 clk cpu0 R X9 0000000003045880 +10572 clk cpu0 IT (10536) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +10572 clk cpu0 R X0 0000000000000000 +10573 clk cpu0 IT (10537) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +10573 clk cpu0 R X1 0000000000000000 +10574 clk cpu0 IT (10538) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +10574 clk cpu0 R X2 0000000000000000 +10575 clk cpu0 IT (10539) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +10575 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_ffffffd0 +10576 clk cpu0 IT (10540) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +10576 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_030458e0 +10576 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_03045880 +10577 clk cpu0 IT (10541) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +10578 clk cpu0 IT (10542) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +10578 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_03045880 +10578 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_00000000 +10578 clk cpu0 R X8 0000000000000000 +10578 clk cpu0 R X10 0000000003045880 +10579 clk cpu0 IT (10543) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +10579 clk cpu0 MR8 030458a0:0000008458a0_NS 00000000_030458e0 +10579 clk cpu0 R X9 00000000030458E0 +10580 clk cpu0 IT (10544) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +10580 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_ffffffd0 +10580 clk cpu0 R X11 00000000FFFFFFD0 +10581 clk cpu0 IT (10545) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +10581 clk cpu0 R X21 0000000000000000 +10582 clk cpu0 IT (10546) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +10582 clk cpu0 R X1 0000000003045880 +10583 clk cpu0 IT (10547) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +10583 clk cpu0 R X0 000000000004D007 +10584 clk cpu0 IT (10548) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +10584 clk cpu0 MW8 03045888:000000845888_NS 00000000_03045880 +10584 clk cpu0 MW8 03045890:000000845890_NS 00000000_00000000 +10585 clk cpu0 IT (10549) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +10585 clk cpu0 MW8 03045880:000000845880_NS 00000000_030458e0 +10586 clk cpu0 IT (10550) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +10586 clk cpu0 MW8 03045898:000000845898_NS 00000000_ffffffd0 +10587 clk cpu0 IT (10551) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +10587 clk cpu0 R X30 000000000009C560 +10588 clk cpu0 IT (10552) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +10588 clk cpu0 R SP_EL0 00000000030457B0 +10589 clk cpu0 IT (10553) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +10589 clk cpu0 MW8 03045840:000000845840_NS 00000000_0004d007 +10589 clk cpu0 MW8 03045848:000000845848_NS 00000000_0009c560 +10590 clk cpu0 IT (10554) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +10590 clk cpu0 R X19 0000000003045880 +10591 clk cpu0 IT (10555) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +10591 clk cpu0 R X1 000000000004C000 +10592 clk cpu0 IT (10556) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +10592 clk cpu0 MW8 03045830:000000845830_NS 00000000_00000000 +10592 clk cpu0 MW8 03045838:000000845838_NS 00000000_03008528 +10593 clk cpu0 IT (10557) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +10593 clk cpu0 R X20 000000000004D007 +10594 clk cpu0 IT (10558) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +10594 clk cpu0 R X1 000000000004C00B +10595 clk cpu0 IT (10559) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +10595 clk cpu0 R X0 00000000030457B4 +10596 clk cpu0 IT (10560) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +10596 clk cpu0 R X2 000000000000003B +10597 clk cpu0 IT (10561) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +10597 clk cpu0 MW8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +10598 clk cpu0 IT (10562) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +10598 clk cpu0 MW8 03045800:000000845800_NS 00010001_00010001 +10598 clk cpu0 MW8 03045808:000000845808_NS ffe000ff_ffe000ff +10599 clk cpu0 IT (10563) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +10599 clk cpu0 MW8 03045810:000000845810_NS 00000000_0000003c +10599 clk cpu0 MW8 03045818:000000845818_NS 00000000_00007c00 +10600 clk cpu0 IT (10564) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +10600 clk cpu0 MW8 03045820:000000845820_NS 00000000_0621600c +10600 clk cpu0 MW8 03045828:000000845828_NS 00000000_0620e000 +10601 clk cpu0 IT (10565) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +10601 clk cpu0 R X30 0000000000092B80 +10602 clk cpu0 IT (10566) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +10602 clk cpu0 MW8 030457a0:0000008457a0_NS 00000000_03045880 +10602 clk cpu0 MW8 030457a8:0000008457a8_NS 00000000_00092b80 +10602 clk cpu0 R SP_EL0 00000000030457A0 +10603 clk cpu0 IT (10567) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +10603 clk cpu0 R X19 00000000030457B4 +10604 clk cpu0 IT (10568) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +10604 clk cpu0 R X30 00000000000104DC +10605 clk cpu0 IT (10569) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +10605 clk cpu0 R cpsr 200003c0 +10606 clk cpu0 IS (10570) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +10607 clk cpu0 IT (10571) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +10607 clk cpu0 R cpsr 400003c0 +10608 clk cpu0 IT (10572) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +10609 clk cpu0 IT (10573) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +10609 clk cpu0 R cpsr 000003c0 +10609 clk cpu0 R X10 0000000000000003 +10610 clk cpu0 IS (10574) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +10611 clk cpu0 IT (10575) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +10611 clk cpu0 R X9 0000000000000020 +10612 clk cpu0 IT (10576) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +10612 clk cpu0 R X8 000000000004C008 +10613 clk cpu0 IT (10577) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +10613 clk cpu0 R cpsr 200003c0 +10614 clk cpu0 IT (10578) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +10614 clk cpu0 R X9 0000000000000008 +10615 clk cpu0 IS (10579) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +10616 clk cpu0 IT (10580) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +10616 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +10616 clk cpu0 R X12 000000000A00000A +10616 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 CLEAN 0x000016240000_NS +10616 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000016240000_NS +10616 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00001004c000_NS +10616 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a INVAL 0x0000704e0000_NS +10616 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a ALLOC 0x000016240000_NS +10617 clk cpu0 IT (10581) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +10617 clk cpu0 R X10 0000000000000018 +10618 clk cpu0 IT (10582) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +10618 clk cpu0 R X11 000000000000003B +10619 clk cpu0 IT (10583) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10619 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +10619 clk cpu0 R X8 000000000004C00C +10619 clk cpu0 R X13 000000006F727245 +10620 clk cpu0 IT (10584) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10620 clk cpu0 R X12 000000000000000A +10621 clk cpu0 IT (10585) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10621 clk cpu0 R X11 0000000000000037 +10622 clk cpu0 IT (10586) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10622 clk cpu0 R cpsr 200003c0 +10623 clk cpu0 IT (10587) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10623 clk cpu0 R X14 0000000072724500 +10624 clk cpu0 IT (10588) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10624 clk cpu0 R X12 000000007272450A +10625 clk cpu0 IT (10589) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10625 clk cpu0 MW4 030457b4:0000008457b4_NS 7272450a +10625 clk cpu0 R X0 00000000030457B8 +10626 clk cpu0 IT (10590) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10626 clk cpu0 R X12 000000006F727245 +10627 clk cpu0 IT (10591) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10628 clk cpu0 IT (10592) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10628 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +10628 clk cpu0 R X8 000000000004C010 +10628 clk cpu0 R X13 0000000049203A72 +10629 clk cpu0 IT (10593) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10629 clk cpu0 R X12 000000000000006F +10630 clk cpu0 IT (10594) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10630 clk cpu0 R X11 0000000000000033 +10631 clk cpu0 IT (10595) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10631 clk cpu0 R cpsr 200003c0 +10632 clk cpu0 IT (10596) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10632 clk cpu0 R X14 00000000203A7200 +10633 clk cpu0 IT (10597) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10633 clk cpu0 R X12 00000000203A726F +10634 clk cpu0 IT (10598) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10634 clk cpu0 MW4 030457b8:0000008457b8_NS 203a726f +10634 clk cpu0 R X0 00000000030457BC +10635 clk cpu0 IT (10599) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10635 clk cpu0 R X12 0000000049203A72 +10636 clk cpu0 IT (10600) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10637 clk cpu0 IT (10601) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10637 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +10637 clk cpu0 R X8 000000000004C014 +10637 clk cpu0 R X13 0000000067656C6C +10638 clk cpu0 IT (10602) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10638 clk cpu0 R X12 0000000000000049 +10639 clk cpu0 IT (10603) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10639 clk cpu0 R X11 000000000000002F +10640 clk cpu0 IT (10604) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10640 clk cpu0 R cpsr 200003c0 +10641 clk cpu0 IT (10605) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10641 clk cpu0 R X14 00000000656C6C00 +10642 clk cpu0 IT (10606) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10642 clk cpu0 R X12 00000000656C6C49 +10643 clk cpu0 IT (10607) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10643 clk cpu0 MW4 030457bc:0000008457bc_NS 656c6c49 +10643 clk cpu0 R X0 00000000030457C0 +10644 clk cpu0 IT (10608) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10644 clk cpu0 R X12 0000000067656C6C +10645 clk cpu0 IT (10609) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10646 clk cpu0 IT (10610) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10646 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +10646 clk cpu0 R X8 000000000004C018 +10646 clk cpu0 R X13 0000000066206C61 +10647 clk cpu0 IT (10611) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10647 clk cpu0 R X12 0000000000000067 +10648 clk cpu0 IT (10612) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10648 clk cpu0 R X11 000000000000002B +10649 clk cpu0 IT (10613) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10649 clk cpu0 R cpsr 200003c0 +10650 clk cpu0 IT (10614) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10650 clk cpu0 R X14 00000000206C6100 +10651 clk cpu0 IT (10615) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10651 clk cpu0 R X12 00000000206C6167 +10652 clk cpu0 IT (10616) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10652 clk cpu0 MW4 030457c0:0000008457c0_NS 206c6167 +10652 clk cpu0 R X0 00000000030457C4 +10653 clk cpu0 IT (10617) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10653 clk cpu0 R X12 0000000066206C61 +10654 clk cpu0 IT (10618) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10655 clk cpu0 IT (10619) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10655 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +10655 clk cpu0 R X8 000000000004C01C +10655 clk cpu0 R X13 00000000616D726F +10656 clk cpu0 IT (10620) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10656 clk cpu0 R X12 0000000000000066 +10657 clk cpu0 IT (10621) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10657 clk cpu0 R X11 0000000000000027 +10658 clk cpu0 IT (10622) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10658 clk cpu0 R cpsr 200003c0 +10659 clk cpu0 IT (10623) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10659 clk cpu0 R X14 000000006D726F00 +10660 clk cpu0 IT (10624) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10660 clk cpu0 R X12 000000006D726F66 +10661 clk cpu0 IT (10625) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10661 clk cpu0 MW4 030457c4:0000008457c4_NS 6d726f66 +10661 clk cpu0 R X0 00000000030457C8 +10662 clk cpu0 IT (10626) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10662 clk cpu0 R X12 00000000616D726F +10663 clk cpu0 IT (10627) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10664 clk cpu0 IT (10628) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10664 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +10664 clk cpu0 R X8 000000000004C020 +10664 clk cpu0 R X13 0000000070732074 +10665 clk cpu0 IT (10629) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10665 clk cpu0 R X12 0000000000000061 +10666 clk cpu0 IT (10630) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10666 clk cpu0 R X11 0000000000000023 +10667 clk cpu0 IT (10631) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10667 clk cpu0 R cpsr 200003c0 +10668 clk cpu0 IT (10632) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10668 clk cpu0 R X14 0000000073207400 +10669 clk cpu0 IT (10633) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10669 clk cpu0 R X12 0000000073207461 +10670 clk cpu0 IT (10634) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10670 clk cpu0 MW4 030457c8:0000008457c8_NS 73207461 +10670 clk cpu0 R X0 00000000030457CC +10671 clk cpu0 IT (10635) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10671 clk cpu0 R X12 0000000070732074 +10672 clk cpu0 IT (10636) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10673 clk cpu0 IT (10637) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10673 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +10673 clk cpu0 R X8 000000000004C024 +10673 clk cpu0 R X13 0000000066696365 +10674 clk cpu0 IT (10638) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10674 clk cpu0 R X12 0000000000000070 +10675 clk cpu0 IT (10639) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10675 clk cpu0 R X11 000000000000001F +10676 clk cpu0 IT (10640) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10676 clk cpu0 R cpsr 200003c0 +10677 clk cpu0 IT (10641) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10677 clk cpu0 R X14 0000000069636500 +10678 clk cpu0 IT (10642) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10678 clk cpu0 R X12 0000000069636570 +10679 clk cpu0 IT (10643) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10679 clk cpu0 MW4 030457cc:0000008457cc_NS 69636570 +10679 clk cpu0 R X0 00000000030457D0 +10680 clk cpu0 IT (10644) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10680 clk cpu0 R X12 0000000066696365 +10681 clk cpu0 IT (10645) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10682 clk cpu0 IT (10646) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10682 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +10682 clk cpu0 R X8 000000000004C028 +10682 clk cpu0 R X13 0000000020726569 +10683 clk cpu0 IT (10647) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10683 clk cpu0 R X12 0000000000000066 +10684 clk cpu0 IT (10648) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10684 clk cpu0 R X11 000000000000001B +10685 clk cpu0 IT (10649) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10685 clk cpu0 R cpsr 200003c0 +10686 clk cpu0 IT (10650) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10686 clk cpu0 R X14 0000000072656900 +10687 clk cpu0 IT (10651) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10687 clk cpu0 R X12 0000000072656966 +10688 clk cpu0 IT (10652) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10688 clk cpu0 MW4 030457d0:0000008457d0_NS 72656966 +10688 clk cpu0 R X0 00000000030457D4 +10689 clk cpu0 IT (10653) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10689 clk cpu0 R X12 0000000020726569 +10690 clk cpu0 IT (10654) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10691 clk cpu0 IT (10655) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10691 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +10691 clk cpu0 R X8 000000000004C02C +10691 clk cpu0 R X13 0000000064657375 +10692 clk cpu0 IT (10656) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10692 clk cpu0 R X12 0000000000000020 +10693 clk cpu0 IT (10657) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10693 clk cpu0 R X11 0000000000000017 +10694 clk cpu0 IT (10658) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10694 clk cpu0 R cpsr 200003c0 +10695 clk cpu0 IT (10659) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10695 clk cpu0 R X14 0000000065737500 +10696 clk cpu0 IT (10660) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10696 clk cpu0 R X12 0000000065737520 +10697 clk cpu0 IT (10661) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10697 clk cpu0 MW4 030457d4:0000008457d4_NS 65737520 +10697 clk cpu0 R X0 00000000030457D8 +10698 clk cpu0 IT (10662) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10698 clk cpu0 R X12 0000000064657375 +10699 clk cpu0 IT (10663) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10700 clk cpu0 IT (10664) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10700 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +10700 clk cpu0 R X8 000000000004C030 +10700 clk cpu0 R X13 000000005F27203A +10701 clk cpu0 IT (10665) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10701 clk cpu0 R X12 0000000000000064 +10702 clk cpu0 IT (10666) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10702 clk cpu0 R X11 0000000000000013 +10703 clk cpu0 IT (10667) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10703 clk cpu0 R cpsr 200003c0 +10704 clk cpu0 IT (10668) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10704 clk cpu0 R X14 0000000027203A00 +10705 clk cpu0 IT (10669) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10705 clk cpu0 R X12 0000000027203A64 +10706 clk cpu0 IT (10670) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10706 clk cpu0 MW4 030457d8:0000008457d8_NS 27203a64 +10706 clk cpu0 R X0 00000000030457DC +10707 clk cpu0 IT (10671) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10707 clk cpu0 R X12 000000005F27203A +10708 clk cpu0 IT (10672) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10709 clk cpu0 IT (10673) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10709 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +10709 clk cpu0 R X8 000000000004C034 +10709 clk cpu0 R X13 0000000045202E27 +10710 clk cpu0 IT (10674) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10710 clk cpu0 R X12 000000000000005F +10711 clk cpu0 IT (10675) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10711 clk cpu0 R X11 000000000000000F +10712 clk cpu0 IT (10676) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10712 clk cpu0 R cpsr 200003c0 +10713 clk cpu0 IT (10677) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10713 clk cpu0 R X14 00000000202E2700 +10714 clk cpu0 IT (10678) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10714 clk cpu0 R X12 00000000202E275F +10715 clk cpu0 IT (10679) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10715 clk cpu0 MW4 030457dc:0000008457dc_NS 202e275f +10715 clk cpu0 R X0 00000000030457E0 +10716 clk cpu0 IT (10680) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10716 clk cpu0 R X12 0000000045202E27 +10717 clk cpu0 IT (10681) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10718 clk cpu0 IT (10682) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10718 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +10718 clk cpu0 R X8 000000000004C038 +10718 clk cpu0 R X13 000000006E69646E +10719 clk cpu0 IT (10683) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10719 clk cpu0 R X12 0000000000000045 +10720 clk cpu0 IT (10684) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10720 clk cpu0 R X11 000000000000000B +10721 clk cpu0 IT (10685) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10721 clk cpu0 R cpsr 200003c0 +10722 clk cpu0 IT (10686) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10722 clk cpu0 R X14 0000000069646E00 +10723 clk cpu0 IT (10687) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10723 clk cpu0 R X12 0000000069646E45 +10724 clk cpu0 IT (10688) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10724 clk cpu0 MW4 030457e0:0000008457e0_NS 69646e45 +10724 clk cpu0 R X0 00000000030457E4 +10725 clk cpu0 IT (10689) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10725 clk cpu0 R X12 000000006E69646E +10726 clk cpu0 IT (10690) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10727 clk cpu0 IT (10691) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10727 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +10727 clk cpu0 R X8 000000000004C03C +10727 clk cpu0 R X13 0000000065542067 +10728 clk cpu0 IT (10692) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10728 clk cpu0 R X12 000000000000006E +10729 clk cpu0 IT (10693) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10729 clk cpu0 R X11 0000000000000007 +10730 clk cpu0 IT (10694) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10730 clk cpu0 R cpsr 200003c0 +10731 clk cpu0 IT (10695) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10731 clk cpu0 R X14 0000000054206700 +10732 clk cpu0 IT (10696) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10732 clk cpu0 R X12 000000005420676E +10733 clk cpu0 IT (10697) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10733 clk cpu0 MW4 030457e4:0000008457e4_NS 5420676e +10733 clk cpu0 R X0 00000000030457E8 +10734 clk cpu0 IT (10698) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10734 clk cpu0 R X12 0000000065542067 +10735 clk cpu0 IT (10699) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10736 clk cpu0 IT (10700) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +10736 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +10736 clk cpu0 R X8 000000000004C040 +10736 clk cpu0 R X13 000000000A2E7473 +10737 clk cpu0 IT (10701) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +10737 clk cpu0 R X12 0000000000000065 +10738 clk cpu0 IT (10702) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +10738 clk cpu0 R X11 0000000000000003 +10739 clk cpu0 IT (10703) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +10739 clk cpu0 R cpsr 600003c0 +10740 clk cpu0 IT (10704) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +10740 clk cpu0 R X14 000000002E747300 +10741 clk cpu0 IT (10705) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +10741 clk cpu0 R X12 000000002E747365 +10742 clk cpu0 IT (10706) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +10742 clk cpu0 MW4 030457e8:0000008457e8_NS 2e747365 +10742 clk cpu0 R X0 00000000030457EC +10743 clk cpu0 IT (10707) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +10743 clk cpu0 R X12 000000000A2E7473 +10744 clk cpu0 IS (10708) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +10745 clk cpu0 IT (10709) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +10745 clk cpu0 R X2 0000000000000003 +10746 clk cpu0 IT (10710) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +10746 clk cpu0 R X9 0000000000000001 +10747 clk cpu0 IT (10711) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +10747 clk cpu0 R X8 000000000004C03F +10748 clk cpu0 IT (10712) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +10748 clk cpu0 R X1 000000000004C043 +10749 clk cpu0 IT (10713) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +10749 clk cpu0 R cpsr 200003c0 +10750 clk cpu0 IS (10714) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +10751 clk cpu0 IT (10715) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +10751 clk cpu0 MR1 0004c043:00001004c043_NS 0a +10751 clk cpu0 R X8 000000000000000A +10752 clk cpu0 IT (10716) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +10752 clk cpu0 MW1 030457ec:0000008457ec_NS 0a +10753 clk cpu0 IS (10717) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +10754 clk cpu0 IT (10718) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +10754 clk cpu0 MR1 0004c044:00001004c044_NS 00 +10754 clk cpu0 R X8 0000000000000000 +10755 clk cpu0 IT (10719) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +10755 clk cpu0 R cpsr 600003c0 +10756 clk cpu0 IT (10720) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +10756 clk cpu0 MW1 030457ed:0000008457ed_NS 00 +10757 clk cpu0 IS (10721) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +10758 clk cpu0 IT (10722) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +10758 clk cpu0 MR1 0004c045:00001004c045_NS 00 +10758 clk cpu0 R X8 0000000000000000 +10759 clk cpu0 IT (10723) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +10759 clk cpu0 MW1 030457ee:0000008457ee_NS 00 +10760 clk cpu0 IT (10724) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +10761 clk cpu0 IT (10725) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +10761 clk cpu0 R X0 00000000030457B4 +10762 clk cpu0 IT (10726) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +10762 clk cpu0 MR8 030457a0:0000008457a0_NS 00000000_03045880 +10762 clk cpu0 MR8 030457a8:0000008457a8_NS 00000000_00092b80 +10762 clk cpu0 R SP_EL0 00000000030457B0 +10762 clk cpu0 R X19 0000000003045880 +10762 clk cpu0 R X30 0000000000092B80 +10763 clk cpu0 IT (10727) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +10764 clk cpu0 IT (10728) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +10764 clk cpu0 R X22 000000000004C000 +10765 clk cpu0 IT (10729) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +10765 clk cpu0 R X23 000000000004C000 +10766 clk cpu0 IT (10730) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +10766 clk cpu0 R X26 0000000000000000 +10767 clk cpu0 IT (10731) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +10767 clk cpu0 R X21 0000000003029000 +10768 clk cpu0 IT (10732) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +10768 clk cpu0 R X22 000000000004C108 +10769 clk cpu0 IT (10733) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +10769 clk cpu0 R X23 000000000004C129 +10770 clk cpu0 IT (10734) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +10770 clk cpu0 R X24 0000000003041000 +10771 clk cpu0 IT (10735) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +10771 clk cpu0 R X25 0000000006216000 +10772 clk cpu0 IT (10736) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +10773 clk cpu0 IT (10737) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10773 clk cpu0 MR1 0004d007:00001004d007_NS 3e +10773 clk cpu0 R X8 000000000000003E +10773 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0080 ALLOC 0x00001004d000_NS +10773 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1400 ALLOC 0x00001004d000_NS +10774 clk cpu0 IT (10738) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10774 clk cpu0 R cpsr 200003c0 +10775 clk cpu0 IS (10739) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10776 clk cpu0 IS (10740) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +10777 clk cpu0 IT (10741) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +10777 clk cpu0 R cpsr 000003c0 +10778 clk cpu0 IT (10742) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +10779 clk cpu0 IT (10743) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10779 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10779 clk cpu0 R X9 0000000013000000 +10780 clk cpu0 IT (10744) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +10780 clk cpu0 R X27 000000000004D007 +10781 clk cpu0 IT (10745) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +10781 clk cpu0 R X20 000000000004D008 +10782 clk cpu0 IT (10746) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +10782 clk cpu0 MW1 13000000:000013000000_NS 3e +10783 clk cpu0 IT (10747) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10783 clk cpu0 MR1 0004d008:00001004d008_NS 3e +10783 clk cpu0 R X8 000000000000003E +10784 clk cpu0 IT (10748) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10784 clk cpu0 R cpsr 200003c0 +10785 clk cpu0 IS (10749) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10786 clk cpu0 IS (10750) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +10787 clk cpu0 IT (10751) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +10787 clk cpu0 R cpsr 400003c0 +10788 clk cpu0 IS (10752) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +10789 clk cpu0 IT (10753) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +10789 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +10789 clk cpu0 R X8 0000000000000000 +10790 clk cpu0 IT (10754) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +10790 clk cpu0 MR8 0004d008:00001004d008_NS 203a7825_5550433e +10790 clk cpu0 R X0 203A78255550433E +10791 clk cpu0 IT (10755) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +10791 clk cpu0 R cpsr 800003c0 +10792 clk cpu0 IT (10756) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +10793 clk cpu0 IT (10757) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +10793 clk cpu0 R X27 0000000000000000 +10794 clk cpu0 IT (10758) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +10794 clk cpu0 R X28 000000000004D008 +10795 clk cpu0 IT (10759) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +10795 clk cpu0 R X8 00000000FFFFFFF8 +10796 clk cpu0 IT (10760) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10796 clk cpu0 R cpsr 000003c0 +10796 clk cpu0 R X9 000000000000003E +10797 clk cpu0 IS (10761) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10798 clk cpu0 IT (10762) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10798 clk cpu0 R cpsr 200003c0 +10799 clk cpu0 IS (10763) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10800 clk cpu0 IT (10764) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10800 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10800 clk cpu0 R X9 0000000013000000 +10801 clk cpu0 IT (10765) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10801 clk cpu0 R cpsr 800003c0 +10801 clk cpu0 R X8 00000000FFFFFFF9 +10802 clk cpu0 IT (10766) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10802 clk cpu0 MW1 13000000:000013000000_NS 3e +10803 clk cpu0 IT (10767) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10803 clk cpu0 R X0 00203A7825555043 +10804 clk cpu0 IT (10768) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10805 clk cpu0 IT (10769) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10805 clk cpu0 R cpsr 000003c0 +10805 clk cpu0 R X9 0000000000000043 +10806 clk cpu0 IS (10770) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10807 clk cpu0 IT (10771) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10807 clk cpu0 R cpsr 200003c0 +10808 clk cpu0 IS (10772) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10809 clk cpu0 IT (10773) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10809 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10809 clk cpu0 R X9 0000000013000000 +10810 clk cpu0 IT (10774) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10810 clk cpu0 R cpsr 800003c0 +10810 clk cpu0 R X8 00000000FFFFFFFA +10811 clk cpu0 IT (10775) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10811 clk cpu0 MW1 13000000:000013000000_NS 43 +10812 clk cpu0 IT (10776) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10812 clk cpu0 R X0 0000203A78255550 +10813 clk cpu0 IT (10777) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10814 clk cpu0 IT (10778) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10814 clk cpu0 R cpsr 000003c0 +10814 clk cpu0 R X9 0000000000000050 +10815 clk cpu0 IS (10779) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10816 clk cpu0 IT (10780) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10816 clk cpu0 R cpsr 200003c0 +10817 clk cpu0 IS (10781) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10818 clk cpu0 IT (10782) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10818 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10818 clk cpu0 R X9 0000000013000000 +10819 clk cpu0 IT (10783) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10819 clk cpu0 R cpsr 800003c0 +10819 clk cpu0 R X8 00000000FFFFFFFB +10820 clk cpu0 IT (10784) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10820 clk cpu0 MW1 13000000:000013000000_NS 50 +10821 clk cpu0 IT (10785) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10821 clk cpu0 R X0 000000203A782555 +10822 clk cpu0 IT (10786) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10823 clk cpu0 IT (10787) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10823 clk cpu0 R cpsr 000003c0 +10823 clk cpu0 R X9 0000000000000055 +10824 clk cpu0 IS (10788) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10825 clk cpu0 IT (10789) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10825 clk cpu0 R cpsr 200003c0 +10826 clk cpu0 IS (10790) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10827 clk cpu0 IT (10791) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10827 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10827 clk cpu0 R X9 0000000013000000 +10828 clk cpu0 IT (10792) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10828 clk cpu0 R cpsr 800003c0 +10828 clk cpu0 R X8 00000000FFFFFFFC +10829 clk cpu0 IT (10793) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10829 clk cpu0 MW1 13000000:000013000000_NS 55 +10830 clk cpu0 IT (10794) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10830 clk cpu0 R X0 00000000203A7825 +10831 clk cpu0 IT (10795) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10832 clk cpu0 IT (10796) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10832 clk cpu0 R cpsr 000003c0 +10832 clk cpu0 R X9 0000000000000025 +10833 clk cpu0 IS (10797) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10834 clk cpu0 IT (10798) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10834 clk cpu0 R cpsr 600003c0 +10835 clk cpu0 IT (10799) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10836 clk cpu0 IT (10800) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +10836 clk cpu0 R X8 00000000FFFFFFFC +10837 clk cpu0 IT (10801) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +10837 clk cpu0 R X9 0000000000000003 +10838 clk cpu0 IT (10802) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +10838 clk cpu0 R X9 000000000004D00B +10839 clk cpu0 IT (10803) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +10839 clk cpu0 R cpsr 200003c0 +10840 clk cpu0 IT (10804) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +10840 clk cpu0 R X27 000000000004D00B +10841 clk cpu0 IT (10805) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +10841 clk cpu0 R X20 000000000004D00C +10842 clk cpu0 IT (10806) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +10843 clk cpu0 IT (10807) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10843 clk cpu0 MR1 0004d00c:00001004d00c_NS 25 +10843 clk cpu0 R X8 0000000000000025 +10844 clk cpu0 IT (10808) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10844 clk cpu0 R cpsr 600003c0 +10845 clk cpu0 IT (10809) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10846 clk cpu0 IT (10810) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +10846 clk cpu0 MW4 03029734:000000829734_NS 00000000 +10847 clk cpu0 IT (10811) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +10847 clk cpu0 R X27 000000000004D00C +10848 clk cpu0 IT (10812) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +10848 clk cpu0 MR1 0004d00d:00001004d00d_NS 78 +10848 clk cpu0 R X27 000000000004D00D +10848 clk cpu0 R X28 0000000000000078 +10849 clk cpu0 IT (10813) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +10849 clk cpu0 R cpsr 200003c0 +10850 clk cpu0 IS (10814) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +10851 clk cpu0 IT (10815) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +10852 clk cpu0 IT (10816) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +10852 clk cpu0 R X8 0000000000000020 +10853 clk cpu0 IT (10817) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +10853 clk cpu0 R cpsr 600003c0 +10854 clk cpu0 IS (10818) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +10855 clk cpu0 IT (10819) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +10855 clk cpu0 R X9 0000000000092CE0 +10856 clk cpu0 IT (10820) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +10856 clk cpu0 MR1 0004c128:00001004c128_NS 00 +10856 clk cpu0 R X10 0000000000000000 +10857 clk cpu0 IT (10821) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +10857 clk cpu0 R X9 0000000000092CE0 +10858 clk cpu0 IT (10822) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +10858 clk cpu0 R cpsr 600007c0 +10859 clk cpu0 IT (10823) 00092ce0:000010092ce0_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +10859 clk cpu0 MR4 03045898:000000845898_NS ffffffd0 +10859 clk cpu0 R cpsr 600003c0 +10859 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +10860 clk cpu0 IS (10824) 00092ce4:000010092ce4_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92cf8 +10861 clk cpu0 IT (10825) 00092ce8:000010092ce8_NS 11002109 O EL0t_n : ADD w9,w8,#8 +10861 clk cpu0 R X9 00000000FFFFFFD8 +10862 clk cpu0 IT (10826) 00092cec:000010092cec_NS 7100013f O EL0t_n : CMP w9,#0 +10862 clk cpu0 R cpsr a00003c0 +10863 clk cpu0 IT (10827) 00092cf0:000010092cf0_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +10863 clk cpu0 MW4 03045898:000000845898_NS ffffffd8 +10864 clk cpu0 IT (10828) 00092cf4:000010092cf4_NS 54000cad O EL0t_n : B.LE 0x92e88 +10865 clk cpu0 IT (10829) 00092e88:000010092e88_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +10865 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045880 +10865 clk cpu0 R X9 0000000003045880 +10866 clk cpu0 IT (10830) 00092e8c:000010092e8c_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +10866 clk cpu0 R X8 0000000003045850 +10867 clk cpu0 IT (10831) 00092e90:000010092e90_NS 17ffff9d O EL0t_n : B 0x92d04 +10868 clk cpu0 IT (10832) 00092d04:000010092d04_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +10868 clk cpu0 MR8 03045850:000000845850_NS 00000000_00000000 +10868 clk cpu0 R X0 0000000000000000 +10869 clk cpu0 IT (10833) 00092d08:000010092d08_NS 52800201 O EL0t_n : MOV w1,#0x10 +10869 clk cpu0 R X1 0000000000000010 +10870 clk cpu0 IT (10834) 00092d0c:000010092d0c_NS 94000a58 O EL0t_n : BL 0x9566c +10870 clk cpu0 R X30 0000000000092D10 +10871 clk cpu0 IT (10835) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +10871 clk cpu0 R SP_EL0 0000000003045790 +10872 clk cpu0 IT (10836) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +10872 clk cpu0 R X8 3030303030303030 +10873 clk cpu0 IT (10837) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +10873 clk cpu0 MW8 03045798:000000845798_NS 30303030_30303030 +10873 clk cpu0 MW8 030457a0:0000008457a0_NS 30303030_30303030 +10874 clk cpu0 IT (10838) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +10874 clk cpu0 MW4 030457a8:0000008457a8_NS 30303030 +10875 clk cpu0 IT (10839) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +10876 clk cpu0 IT (10840) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +10876 clk cpu0 R X11 0000000000000000 +10877 clk cpu0 IT (10841) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +10877 clk cpu0 R X8 0000000003029000 +10878 clk cpu0 IT (10842) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +10878 clk cpu0 MR4 03029734:000000829734_NS 00000000 +10878 clk cpu0 R X8 0000000000000000 +10879 clk cpu0 IT (10843) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +10879 clk cpu0 R cpsr 600003c0 +10880 clk cpu0 IT (10844) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +10880 clk cpu0 R X8 0000000000000000 +10881 clk cpu0 IT (10845) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +10881 clk cpu0 R cpsr 800003c0 +10882 clk cpu0 IT (10846) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +10883 clk cpu0 IT (10847) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +10883 clk cpu0 R X9 0000000003045798 +10884 clk cpu0 IT (10848) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +10884 clk cpu0 R X10 0000000006216000 +10885 clk cpu0 IT (10849) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +10885 clk cpu0 MR1 03045798:000000845798_NS 30 +10885 clk cpu0 R X8 0000000000000030 +10886 clk cpu0 IT (10850) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +10886 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10886 clk cpu0 R X9 0000000013000000 +10887 clk cpu0 IT (10851) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +10887 clk cpu0 MW1 13000000:000013000000_NS 30 +10888 clk cpu0 IT (10852) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +10888 clk cpu0 R SP_EL0 00000000030457B0 +10889 clk cpu0 IT (10853) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +10890 clk cpu0 IT (10854) 00092d10:000010092d10_NS 91000774 O EL0t_n : ADD x20,x27,#1 +10890 clk cpu0 R X20 000000000004D00E +10891 clk cpu0 IT (10855) 00092d14:000010092d14_NS 17ffffa8 O EL0t_n : B 0x92bb4 +10892 clk cpu0 IT (10856) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10892 clk cpu0 MR1 0004d00e:00001004d00e_NS 3a +10892 clk cpu0 R X8 000000000000003A +10893 clk cpu0 IT (10857) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10893 clk cpu0 R cpsr 200003c0 +10894 clk cpu0 IS (10858) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10895 clk cpu0 IS (10859) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +10896 clk cpu0 IT (10860) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +10896 clk cpu0 R cpsr 000003c0 +10897 clk cpu0 IT (10861) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +10898 clk cpu0 IT (10862) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10898 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10898 clk cpu0 R X9 0000000013000000 +10899 clk cpu0 IT (10863) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +10899 clk cpu0 R X27 000000000004D00E +10900 clk cpu0 IT (10864) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +10900 clk cpu0 R X20 000000000004D00F +10901 clk cpu0 IT (10865) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +10901 clk cpu0 MW1 13000000:000013000000_NS 3a +10902 clk cpu0 IT (10866) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10902 clk cpu0 MR1 0004d00f:00001004d00f_NS 20 +10902 clk cpu0 R X8 0000000000000020 +10903 clk cpu0 IT (10867) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10903 clk cpu0 R cpsr 800003c0 +10904 clk cpu0 IS (10868) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10905 clk cpu0 IS (10869) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +10906 clk cpu0 IT (10870) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +10906 clk cpu0 R cpsr 000003c0 +10907 clk cpu0 IT (10871) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +10908 clk cpu0 IT (10872) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10908 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10908 clk cpu0 R X9 0000000013000000 +10909 clk cpu0 IT (10873) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +10909 clk cpu0 R X27 000000000004D00F +10910 clk cpu0 IT (10874) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +10910 clk cpu0 R X20 000000000004D010 +10911 clk cpu0 IT (10875) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +10911 clk cpu0 MW1 13000000:000013000000_NS 20 +10912 clk cpu0 IT (10876) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10912 clk cpu0 MR1 0004d010:00001004d010_NS 50 +10912 clk cpu0 R X8 0000000000000050 +10913 clk cpu0 IT (10877) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10913 clk cpu0 R cpsr 200003c0 +10914 clk cpu0 IS (10878) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10915 clk cpu0 IS (10879) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +10916 clk cpu0 IT (10880) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +10916 clk cpu0 R cpsr 400003c0 +10917 clk cpu0 IS (10881) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +10918 clk cpu0 IT (10882) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +10918 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +10918 clk cpu0 R X8 0000000000000000 +10919 clk cpu0 IT (10883) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +10919 clk cpu0 MR8 0004d010:00001004d010_NS 2064255f_54524150 +10919 clk cpu0 R X0 2064255F54524150 +10920 clk cpu0 IT (10884) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +10920 clk cpu0 R cpsr 800003c0 +10921 clk cpu0 IT (10885) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +10922 clk cpu0 IT (10886) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +10922 clk cpu0 R X27 0000000000000000 +10923 clk cpu0 IT (10887) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +10923 clk cpu0 R X28 000000000004D010 +10924 clk cpu0 IT (10888) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +10924 clk cpu0 R X8 00000000FFFFFFF8 +10925 clk cpu0 IT (10889) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10925 clk cpu0 R cpsr 000003c0 +10925 clk cpu0 R X9 0000000000000050 +10926 clk cpu0 IS (10890) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10927 clk cpu0 IT (10891) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10927 clk cpu0 R cpsr 200003c0 +10928 clk cpu0 IS (10892) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10929 clk cpu0 IT (10893) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10929 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10929 clk cpu0 R X9 0000000013000000 +10930 clk cpu0 IT (10894) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10930 clk cpu0 R cpsr 800003c0 +10930 clk cpu0 R X8 00000000FFFFFFF9 +10931 clk cpu0 IT (10895) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10931 clk cpu0 MW1 13000000:000013000000_NS 50 +10932 clk cpu0 IT (10896) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10932 clk cpu0 R X0 002064255F545241 +10933 clk cpu0 IT (10897) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10934 clk cpu0 IT (10898) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10934 clk cpu0 R cpsr 000003c0 +10934 clk cpu0 R X9 0000000000000041 +10935 clk cpu0 IS (10899) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10936 clk cpu0 IT (10900) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10936 clk cpu0 R cpsr 200003c0 +10937 clk cpu0 IS (10901) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10938 clk cpu0 IT (10902) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10938 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10938 clk cpu0 R X9 0000000013000000 +10939 clk cpu0 IT (10903) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10939 clk cpu0 R cpsr 800003c0 +10939 clk cpu0 R X8 00000000FFFFFFFA +10940 clk cpu0 IT (10904) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10940 clk cpu0 MW1 13000000:000013000000_NS 41 +10941 clk cpu0 IT (10905) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10941 clk cpu0 R X0 00002064255F5452 +10942 clk cpu0 IT (10906) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10943 clk cpu0 IT (10907) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10943 clk cpu0 R cpsr 000003c0 +10943 clk cpu0 R X9 0000000000000052 +10944 clk cpu0 IS (10908) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10945 clk cpu0 IT (10909) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10945 clk cpu0 R cpsr 200003c0 +10946 clk cpu0 IS (10910) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10947 clk cpu0 IT (10911) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10947 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10947 clk cpu0 R X9 0000000013000000 +10948 clk cpu0 IT (10912) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10948 clk cpu0 R cpsr 800003c0 +10948 clk cpu0 R X8 00000000FFFFFFFB +10949 clk cpu0 IT (10913) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10949 clk cpu0 MW1 13000000:000013000000_NS 52 +10950 clk cpu0 IT (10914) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10950 clk cpu0 R X0 0000002064255F54 +10951 clk cpu0 IT (10915) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10952 clk cpu0 IT (10916) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10952 clk cpu0 R cpsr 000003c0 +10952 clk cpu0 R X9 0000000000000054 +10953 clk cpu0 IS (10917) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10954 clk cpu0 IT (10918) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10954 clk cpu0 R cpsr 200003c0 +10955 clk cpu0 IS (10919) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10956 clk cpu0 IT (10920) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10956 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10956 clk cpu0 R X9 0000000013000000 +10957 clk cpu0 IT (10921) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10957 clk cpu0 R cpsr 800003c0 +10957 clk cpu0 R X8 00000000FFFFFFFC +10958 clk cpu0 IT (10922) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10958 clk cpu0 MW1 13000000:000013000000_NS 54 +10959 clk cpu0 IT (10923) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10959 clk cpu0 R X0 000000002064255F +10960 clk cpu0 IT (10924) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10961 clk cpu0 IT (10925) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10961 clk cpu0 R cpsr 000003c0 +10961 clk cpu0 R X9 000000000000005F +10962 clk cpu0 IS (10926) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10963 clk cpu0 IT (10927) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10963 clk cpu0 R cpsr 200003c0 +10964 clk cpu0 IS (10928) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10965 clk cpu0 IT (10929) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +10965 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +10965 clk cpu0 R X9 0000000013000000 +10966 clk cpu0 IT (10930) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +10966 clk cpu0 R cpsr 800003c0 +10966 clk cpu0 R X8 00000000FFFFFFFD +10967 clk cpu0 IT (10931) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +10967 clk cpu0 MW1 13000000:000013000000_NS 5f +10968 clk cpu0 IT (10932) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +10968 clk cpu0 R X0 0000000000206425 +10969 clk cpu0 IT (10933) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +10970 clk cpu0 IT (10934) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +10970 clk cpu0 R cpsr 000003c0 +10970 clk cpu0 R X9 0000000000000025 +10971 clk cpu0 IS (10935) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +10972 clk cpu0 IT (10936) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +10972 clk cpu0 R cpsr 600003c0 +10973 clk cpu0 IT (10937) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +10974 clk cpu0 IT (10938) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +10974 clk cpu0 R X8 00000000FFFFFFFD +10975 clk cpu0 IT (10939) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +10975 clk cpu0 R X9 0000000000000004 +10976 clk cpu0 IT (10940) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +10976 clk cpu0 R X9 000000000004D014 +10977 clk cpu0 IT (10941) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +10977 clk cpu0 R cpsr 200003c0 +10978 clk cpu0 IT (10942) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +10978 clk cpu0 R X27 000000000004D014 +10979 clk cpu0 IT (10943) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +10979 clk cpu0 R X20 000000000004D015 +10980 clk cpu0 IT (10944) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +10981 clk cpu0 IT (10945) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +10981 clk cpu0 MR1 0004d015:00001004d015_NS 25 +10981 clk cpu0 R X8 0000000000000025 +10982 clk cpu0 IT (10946) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +10982 clk cpu0 R cpsr 600003c0 +10983 clk cpu0 IT (10947) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +10984 clk cpu0 IT (10948) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +10984 clk cpu0 MW4 03029734:000000829734_NS 00000000 +10985 clk cpu0 IT (10949) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +10985 clk cpu0 R X27 000000000004D015 +10986 clk cpu0 IT (10950) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +10986 clk cpu0 MR1 0004d016:00001004d016_NS 64 +10986 clk cpu0 R X27 000000000004D016 +10986 clk cpu0 R X28 0000000000000064 +10987 clk cpu0 IT (10951) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +10987 clk cpu0 R cpsr 200003c0 +10988 clk cpu0 IS (10952) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +10989 clk cpu0 IT (10953) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +10990 clk cpu0 IT (10954) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +10990 clk cpu0 R X8 000000000000000C +10991 clk cpu0 IT (10955) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +10991 clk cpu0 R cpsr 800003c0 +10992 clk cpu0 IS (10956) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +10993 clk cpu0 IT (10957) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +10993 clk cpu0 R X9 0000000000092CE0 +10994 clk cpu0 IT (10958) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +10994 clk cpu0 MR1 0004c114:00001004c114_NS 0e +10994 clk cpu0 R X10 000000000000000E +10995 clk cpu0 IT (10959) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +10995 clk cpu0 R X9 0000000000092D18 +10996 clk cpu0 IT (10960) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +10996 clk cpu0 R cpsr 800007c0 +10997 clk cpu0 IT (10961) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +10997 clk cpu0 MR4 03045898:000000845898_NS ffffffd8 +10997 clk cpu0 R cpsr 800003c0 +10997 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +10998 clk cpu0 IS (10962) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +10999 clk cpu0 IT (10963) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +10999 clk cpu0 R X9 00000000FFFFFFE0 +11000 clk cpu0 IT (10964) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +11000 clk cpu0 R cpsr a00003c0 +11001 clk cpu0 IT (10965) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +11001 clk cpu0 MW4 03045898:000000845898_NS ffffffe0 +11002 clk cpu0 IT (10966) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +11003 clk cpu0 IT (10967) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +11003 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045880 +11003 clk cpu0 R X9 0000000003045880 +11004 clk cpu0 IT (10968) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +11004 clk cpu0 R X8 0000000003045858 +11005 clk cpu0 IT (10969) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +11006 clk cpu0 IT (10970) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +11006 clk cpu0 MR8 03045858:000000845858_NS 00000000_00000001 +11006 clk cpu0 R X0 0000000000000001 +11006 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016a ALLOC 0x000010092d40_NS +11006 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b50 ALLOC 0x000010092d40_NS +11007 clk cpu0 IT (10971) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +11007 clk cpu0 R X1 000000000000000A +11008 clk cpu0 IT (10972) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +11008 clk cpu0 R X30 0000000000092D48 +11009 clk cpu0 IT (10973) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +11009 clk cpu0 R SP_EL0 0000000003045790 +11010 clk cpu0 IT (10974) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +11010 clk cpu0 R X8 3030303030303030 +11011 clk cpu0 IT (10975) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +11011 clk cpu0 MW8 03045798:000000845798_NS 30303030_30303030 +11011 clk cpu0 MW8 030457a0:0000008457a0_NS 30303030_30303030 +11012 clk cpu0 IT (10976) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +11012 clk cpu0 MW4 030457a8:0000008457a8_NS 30303030 +11013 clk cpu0 IS (10977) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +11014 clk cpu0 IT (10978) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +11014 clk cpu0 R X11 0000000000000000 +11015 clk cpu0 IT (10979) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +11015 clk cpu0 R X8 000000000000000A +11016 clk cpu0 IT (10980) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +11016 clk cpu0 R X9 0000000000000101 +11017 clk cpu0 IT (10981) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +11017 clk cpu0 R X10 0000000003045798 +11018 clk cpu0 IT (10982) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +11018 clk cpu0 R X12 0000000000000000 +11019 clk cpu0 IT (10983) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +11019 clk cpu0 R X13 0000000000000001 +11020 clk cpu0 IT (10984) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +11020 clk cpu0 R cpsr 800003c0 +11021 clk cpu0 IT (10985) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +11021 clk cpu0 R X14 0000000000000000 +11022 clk cpu0 IT (10986) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +11022 clk cpu0 R X13 0000000000000001 +11023 clk cpu0 IT (10987) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +11023 clk cpu0 R X13 0000000000000031 +11024 clk cpu0 IT (10988) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +11024 clk cpu0 R cpsr 800003c0 +11025 clk cpu0 IT (10989) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +11025 clk cpu0 MW1 03045798:000000845798_NS 31 +11026 clk cpu0 IT (10990) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +11026 clk cpu0 R X11 0000000000000001 +11027 clk cpu0 IT (10991) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +11027 clk cpu0 R X0 0000000000000000 +11028 clk cpu0 IS (10992) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +11029 clk cpu0 IT (10993) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +11030 clk cpu0 IT (10994) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +11030 clk cpu0 R X8 0000000003029000 +11031 clk cpu0 IT (10995) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +11031 clk cpu0 MR4 03029734:000000829734_NS 00000000 +11031 clk cpu0 R X8 0000000000000000 +11032 clk cpu0 IT (10996) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +11032 clk cpu0 R cpsr 800003c0 +11033 clk cpu0 IT (10997) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +11033 clk cpu0 R X8 0000000000000001 +11034 clk cpu0 IT (10998) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +11034 clk cpu0 R cpsr 600003c0 +11035 clk cpu0 IS (10999) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +11036 clk cpu0 IT (11000) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +11036 clk cpu0 R X9 0000000003045798 +11037 clk cpu0 IT (11001) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +11037 clk cpu0 R X8 0000000000000001 +11038 clk cpu0 IT (11002) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +11038 clk cpu0 R X9 0000000003045797 +11039 clk cpu0 IT (11003) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +11039 clk cpu0 R X10 0000000006216000 +11040 clk cpu0 IT (11004) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +11040 clk cpu0 MR1 03045798:000000845798_NS 31 +11040 clk cpu0 R X11 0000000000000031 +11041 clk cpu0 IT (11005) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +11041 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11041 clk cpu0 R X12 0000000013000000 +11042 clk cpu0 IT (11006) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +11042 clk cpu0 R X8 0000000000000000 +11043 clk cpu0 IT (11007) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +11043 clk cpu0 R cpsr 600003c0 +11044 clk cpu0 IT (11008) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +11044 clk cpu0 MW1 13000000:000013000000_NS 31 +11045 clk cpu0 IS (11009) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +11046 clk cpu0 IT (11010) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +11046 clk cpu0 R SP_EL0 00000000030457B0 +11047 clk cpu0 IT (11011) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +11048 clk cpu0 IT (11012) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11048 clk cpu0 R X20 000000000004D017 +11049 clk cpu0 IT (11013) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +11050 clk cpu0 IT (11014) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11050 clk cpu0 MR1 0004d017:00001004d017_NS 20 +11050 clk cpu0 R X8 0000000000000020 +11051 clk cpu0 IT (11015) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11051 clk cpu0 R cpsr 800003c0 +11052 clk cpu0 IS (11016) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11053 clk cpu0 IS (11017) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11054 clk cpu0 IT (11018) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11054 clk cpu0 R cpsr 000003c0 +11055 clk cpu0 IT (11019) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11056 clk cpu0 IT (11020) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11056 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11056 clk cpu0 R X9 0000000013000000 +11057 clk cpu0 IT (11021) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +11057 clk cpu0 R X27 000000000004D017 +11058 clk cpu0 IT (11022) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +11058 clk cpu0 R X20 000000000004D018 +11059 clk cpu0 IT (11023) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +11059 clk cpu0 MW1 13000000:000013000000_NS 20 +11060 clk cpu0 IT (11024) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11060 clk cpu0 MR1 0004d018:00001004d018_NS 53 +11060 clk cpu0 R X8 0000000000000053 +11061 clk cpu0 IT (11025) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11061 clk cpu0 R cpsr 200003c0 +11062 clk cpu0 IS (11026) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11063 clk cpu0 IS (11027) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11064 clk cpu0 IT (11028) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11064 clk cpu0 R cpsr 400003c0 +11065 clk cpu0 IS (11029) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11066 clk cpu0 IT (11030) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +11066 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +11066 clk cpu0 R X8 0000000000000000 +11067 clk cpu0 IT (11031) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +11067 clk cpu0 MR8 0004d018:00001004d018_NS 4d000a54_52415453 +11067 clk cpu0 R X0 4D000A5452415453 +11068 clk cpu0 IT (11032) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +11068 clk cpu0 R cpsr 800003c0 +11069 clk cpu0 IT (11033) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +11070 clk cpu0 IT (11034) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +11070 clk cpu0 R X27 0000000000000000 +11071 clk cpu0 IT (11035) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +11071 clk cpu0 R X28 000000000004D018 +11072 clk cpu0 IT (11036) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +11072 clk cpu0 R X8 00000000FFFFFFF8 +11073 clk cpu0 IT (11037) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11073 clk cpu0 R cpsr 000003c0 +11073 clk cpu0 R X9 0000000000000053 +11074 clk cpu0 IS (11038) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11075 clk cpu0 IT (11039) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11075 clk cpu0 R cpsr 200003c0 +11076 clk cpu0 IS (11040) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11077 clk cpu0 IT (11041) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11077 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11077 clk cpu0 R X9 0000000013000000 +11078 clk cpu0 IT (11042) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11078 clk cpu0 R cpsr 800003c0 +11078 clk cpu0 R X8 00000000FFFFFFF9 +11079 clk cpu0 IT (11043) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11079 clk cpu0 MW1 13000000:000013000000_NS 53 +11080 clk cpu0 IT (11044) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11080 clk cpu0 R X0 004D000A54524154 +11081 clk cpu0 IT (11045) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11082 clk cpu0 IT (11046) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11082 clk cpu0 R cpsr 000003c0 +11082 clk cpu0 R X9 0000000000000054 +11083 clk cpu0 IS (11047) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11084 clk cpu0 IT (11048) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11084 clk cpu0 R cpsr 200003c0 +11085 clk cpu0 IS (11049) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11086 clk cpu0 IT (11050) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11086 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11086 clk cpu0 R X9 0000000013000000 +11087 clk cpu0 IT (11051) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11087 clk cpu0 R cpsr 800003c0 +11087 clk cpu0 R X8 00000000FFFFFFFA +11088 clk cpu0 IT (11052) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11088 clk cpu0 MW1 13000000:000013000000_NS 54 +11089 clk cpu0 IT (11053) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11089 clk cpu0 R X0 00004D000A545241 +11090 clk cpu0 IT (11054) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11091 clk cpu0 IT (11055) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11091 clk cpu0 R cpsr 000003c0 +11091 clk cpu0 R X9 0000000000000041 +11092 clk cpu0 IS (11056) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11093 clk cpu0 IT (11057) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11093 clk cpu0 R cpsr 200003c0 +11094 clk cpu0 IS (11058) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11095 clk cpu0 IT (11059) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11095 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11095 clk cpu0 R X9 0000000013000000 +11096 clk cpu0 IT (11060) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11096 clk cpu0 R cpsr 800003c0 +11096 clk cpu0 R X8 00000000FFFFFFFB +11097 clk cpu0 IT (11061) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11097 clk cpu0 MW1 13000000:000013000000_NS 41 +11098 clk cpu0 IT (11062) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11098 clk cpu0 R X0 0000004D000A5452 +11099 clk cpu0 IT (11063) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11100 clk cpu0 IT (11064) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11100 clk cpu0 R cpsr 000003c0 +11100 clk cpu0 R X9 0000000000000052 +11101 clk cpu0 IS (11065) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11102 clk cpu0 IT (11066) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11102 clk cpu0 R cpsr 200003c0 +11103 clk cpu0 IS (11067) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11104 clk cpu0 IT (11068) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11104 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11104 clk cpu0 R X9 0000000013000000 +11105 clk cpu0 IT (11069) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11105 clk cpu0 R cpsr 800003c0 +11105 clk cpu0 R X8 00000000FFFFFFFC +11106 clk cpu0 IT (11070) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11106 clk cpu0 MW1 13000000:000013000000_NS 52 +11107 clk cpu0 IT (11071) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11107 clk cpu0 R X0 000000004D000A54 +11108 clk cpu0 IT (11072) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11109 clk cpu0 IT (11073) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11109 clk cpu0 R cpsr 000003c0 +11109 clk cpu0 R X9 0000000000000054 +11110 clk cpu0 IS (11074) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11111 clk cpu0 IT (11075) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11111 clk cpu0 R cpsr 200003c0 +11112 clk cpu0 IS (11076) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11113 clk cpu0 IT (11077) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11113 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11113 clk cpu0 R X9 0000000013000000 +11114 clk cpu0 IT (11078) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11114 clk cpu0 R cpsr 800003c0 +11114 clk cpu0 R X8 00000000FFFFFFFD +11115 clk cpu0 IT (11079) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11115 clk cpu0 MW1 13000000:000013000000_NS 54 +11116 clk cpu0 IT (11080) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11116 clk cpu0 R X0 00000000004D000A +11117 clk cpu0 IT (11081) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11118 clk cpu0 IT (11082) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11118 clk cpu0 R cpsr 000003c0 +11118 clk cpu0 R X9 000000000000000A +11119 clk cpu0 IS (11083) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11120 clk cpu0 IT (11084) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11120 clk cpu0 R cpsr 800003c0 +11121 clk cpu0 IS (11085) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11122 clk cpu0 IT (11086) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11122 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11122 clk cpu0 R X9 0000000013000000 +11123 clk cpu0 IT (11087) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11123 clk cpu0 R cpsr 800003c0 +11123 clk cpu0 R X8 00000000FFFFFFFE +TUBE CPU0: >>CPU0: PART_1 START +11124 clk cpu0 IT (11088) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11124 clk cpu0 MW1 13000000:000013000000_NS 0a +11125 clk cpu0 IT (11089) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11125 clk cpu0 R X0 0000000000004D00 +11126 clk cpu0 IT (11090) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11127 clk cpu0 IT (11091) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11127 clk cpu0 R cpsr 400003c0 +11127 clk cpu0 R X9 0000000000000000 +11128 clk cpu0 IT (11092) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11129 clk cpu0 IT (11093) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +11129 clk cpu0 R X8 00000000FFFFFFFE +11130 clk cpu0 IT (11094) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +11130 clk cpu0 R X9 0000000000000005 +11131 clk cpu0 IT (11095) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +11131 clk cpu0 R X9 000000000004D01D +11132 clk cpu0 IT (11096) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +11132 clk cpu0 R cpsr 200003c0 +11133 clk cpu0 IT (11097) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +11133 clk cpu0 R X27 000000000004D01D +11134 clk cpu0 IT (11098) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11134 clk cpu0 R X20 000000000004D01E +11135 clk cpu0 IT (11099) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +11136 clk cpu0 IT (11100) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11136 clk cpu0 MR1 0004d01e:00001004d01e_NS 00 +11136 clk cpu0 R X8 0000000000000000 +11137 clk cpu0 IT (11101) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11137 clk cpu0 R cpsr 800003c0 +11138 clk cpu0 IS (11102) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11139 clk cpu0 IT (11103) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11140 clk cpu0 IT (11104) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +11141 clk cpu0 IT (11105) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +11141 clk cpu0 MR8 03045840:000000845840_NS 00000000_0004d007 +11141 clk cpu0 MR8 03045848:000000845848_NS 00000000_0009c560 +11141 clk cpu0 R X19 000000000004D007 +11141 clk cpu0 R X30 000000000009C560 +11142 clk cpu0 IT (11106) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +11142 clk cpu0 MR8 03045830:000000845830_NS 00000000_00000000 +11142 clk cpu0 MR8 03045838:000000845838_NS 00000000_03008528 +11142 clk cpu0 R X20 0000000003008528 +11142 clk cpu0 R X21 0000000000000000 +11143 clk cpu0 IT (11107) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +11143 clk cpu0 MR8 03045820:000000845820_NS 00000000_0621600c +11143 clk cpu0 MR8 03045828:000000845828_NS 00000000_0620e000 +11143 clk cpu0 R X22 000000000620E000 +11143 clk cpu0 R X23 000000000621600C +11144 clk cpu0 IT (11108) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +11144 clk cpu0 MR8 03045810:000000845810_NS 00000000_0000003c +11144 clk cpu0 MR8 03045818:000000845818_NS 00000000_00007c00 +11144 clk cpu0 R X24 0000000000007C00 +11144 clk cpu0 R X25 000000000000003C +11145 clk cpu0 IT (11109) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +11145 clk cpu0 MR8 03045800:000000845800_NS 00010001_00010001 +11145 clk cpu0 MR8 03045808:000000845808_NS ffe000ff_ffe000ff +11145 clk cpu0 R X26 FFE000FFFFE000FF +11145 clk cpu0 R X27 0001000100010001 +11146 clk cpu0 IT (11110) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +11146 clk cpu0 MR8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +11146 clk cpu0 R X28 FF7FFF7FFF7FFF7F +11147 clk cpu0 IT (11111) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +11147 clk cpu0 R SP_EL0 0000000003045850 +11148 clk cpu0 IT (11112) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +11149 clk cpu0 IT (11113) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +11149 clk cpu0 R X0 0000000000000001 +11150 clk cpu0 IT (11114) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +11150 clk cpu0 R X1 0000000000000000 +11151 clk cpu0 IT (11115) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +11151 clk cpu0 R X2 0000000000000000 +11152 clk cpu0 IT (11116) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +11153 clk cpu0 IT (11117) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +11154 clk cpu0 IT (11118) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +11154 clk cpu0 R X0 0000000003008528 +11155 clk cpu0 IT (11119) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +11155 clk cpu0 R X30 000000000009C57C +11156 clk cpu0 IT (11120) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +11157 clk cpu0 IT (11121) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +11157 clk cpu0 R X8 0000000006216000 +11158 clk cpu0 IT (11122) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +11158 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +11158 clk cpu0 R X8 0000000000000001 +11159 clk cpu0 IT (11123) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +11159 clk cpu0 R cpsr 800003c0 +11160 clk cpu0 IT (11124) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +11161 clk cpu0 IT (11125) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +11162 clk cpu0 IT (11126) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +11162 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_60000000 +11162 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_0009b180 +11162 clk cpu0 R X19 0000000060000000 +11162 clk cpu0 R X30 000000000009B180 +11163 clk cpu0 IT (11127) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +11163 clk cpu0 MR8 030458c0:0000008458c0_NS 00000000_00000000 +11163 clk cpu0 MR8 030458c8:0000008458c8_NS 00000000_00000001 +11163 clk cpu0 R X20 0000000000000001 +11163 clk cpu0 R X21 0000000000000000 +11164 clk cpu0 IT (11128) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +11164 clk cpu0 R SP_EL0 00000000030458E0 +11165 clk cpu0 IT (11129) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +11165 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018c INVAL 0x0000100a7180 +11165 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018c ALLOC 0x00001009b180_NS +11165 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c60 ALLOC 0x00001009b180_NS +11166 clk cpu0 IT (11130) 0009b180:00001009b180_NS 52800028 O EL0t_n : MOV w8,#1 +11166 clk cpu0 R X8 0000000000000001 +11167 clk cpu0 IT (11131) 0009b184:00001009b184_NS 52800309 O EL0t_n : MOV w9,#0x18 +11167 clk cpu0 R X9 0000000000000018 +11168 clk cpu0 IT (11132) 0009b188:00001009b188_NS 5290010a O EL0t_n : MOV w10,#0x8008 +11168 clk cpu0 R X10 0000000000008008 +11169 clk cpu0 IT (11133) 0009b18c:00001009b18c_NS 5280006b O EL0t_n : MOV w11,#3 +11169 clk cpu0 R X11 0000000000000003 +11170 clk cpu0 IT (11134) 0009b190:00001009b190_NS 5290008c O EL0t_n : MOV w12,#0x8004 +11170 clk cpu0 R X12 0000000000008004 +11171 clk cpu0 IT (11135) 0009b194:00001009b194_NS b90002e8 O EL0t_n : STR w8,[x23,#0] +11171 clk cpu0 MW4 0621600c:00001521600c_NS 00000001 +11172 clk cpu0 IT (11136) 0009b198:00001009b198_NS 9b095aa8 O EL0t_n : MADD x8,x21,x9,x22 +11172 clk cpu0 R X8 000000000620E000 +11173 clk cpu0 IT (11137) 0009b19c:00001009b19c_NS b82a690b O EL0t_n : STR w11,[x8,x10] +11173 clk cpu0 MW4 06216008:000015216008_NS 00000003 +11174 clk cpu0 IT (11138) 0009b1a0:00001009b1a0_NS b82c691f O EL0t_n : STR wzr,[x8,x12] +11174 clk cpu0 MW4 06216004:000015216004_NS 00000000 +11175 clk cpu0 IT (11139) 0009b1a4:00001009b1a4_NS 17ffffe0 O EL0t_n : B 0x9b124 +11175 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0188 ALLOC 0x00001009b100_NS +11175 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c40 ALLOC 0x00001009b100_NS +11176 clk cpu0 IT (11140) 0009b124:00001009b124_NS 90017b49 O EL0t_n : ADRP x9,0x3003124 +11176 clk cpu0 R X9 0000000003003000 +11177 clk cpu0 IT (11141) 0009b128:00001009b128_NS aa1f03e8 O EL0t_n : MOV x8,xzr +11177 clk cpu0 R X8 0000000000000000 +11178 clk cpu0 IT (11142) 0009b12c:00001009b12c_NS 91264129 O EL0t_n : ADD x9,x9,#0x990 +11178 clk cpu0 R X9 0000000003003990 +11179 clk cpu0 IT (11143) 0009b130:00001009b130_NS 528000ea O EL0t_n : MOV w10,#7 +11179 clk cpu0 R X10 0000000000000007 +11180 clk cpu0 IT (11144) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +11180 clk cpu0 MW4 03003990:000000803990_NS 00000007 +11180 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01cd ALLOC 0x000000803980_NS +11180 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01cd DIRTY 0x000000803980_NS +11180 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000803980_NS +11180 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000803980_NS +11181 clk cpu0 IT (11145) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +11181 clk cpu0 R X8 0000000000000004 +11182 clk cpu0 IT (11146) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +11182 clk cpu0 R cpsr 800003c0 +11183 clk cpu0 IT (11147) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +11184 clk cpu0 IT (11148) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +11184 clk cpu0 MW4 03003994:000000803994_NS 00000007 +11185 clk cpu0 IT (11149) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +11185 clk cpu0 R X8 0000000000000008 +11186 clk cpu0 IT (11150) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +11186 clk cpu0 R cpsr 800003c0 +11187 clk cpu0 IT (11151) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +11188 clk cpu0 IT (11152) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +11188 clk cpu0 MW4 03003998:000000803998_NS 00000007 +11189 clk cpu0 IT (11153) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +11189 clk cpu0 R X8 000000000000000C +11190 clk cpu0 IT (11154) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +11190 clk cpu0 R cpsr 800003c0 +11191 clk cpu0 IT (11155) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +11192 clk cpu0 IT (11156) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +11192 clk cpu0 MW4 0300399c:00000080399c_NS 00000007 +11193 clk cpu0 IT (11157) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +11193 clk cpu0 R X8 0000000000000010 +11194 clk cpu0 IT (11158) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +11194 clk cpu0 R cpsr 600003c0 +11195 clk cpu0 IS (11159) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +11196 clk cpu0 IT (11160) 0009b144:00001009b144_NS 2a1303e0 O EL0t_n : MOV w0,w19 +11196 clk cpu0 R X0 0000000060000000 +11197 clk cpu0 IT (11161) 0009b148:00001009b148_NS a9427bf3 O EL0t_n : LDP x19,x30,[sp,#0x20] +11197 clk cpu0 MR8 03045900:000000845900_NS 18181818_18181818 +11197 clk cpu0 MR8 03045908:000000845908_NS 00000000_010000b4 +11197 clk cpu0 R X19 1818181818181818 +11197 clk cpu0 R X30 00000000010000B4 +11198 clk cpu0 IT (11162) 0009b14c:00001009b14c_NS a94153f5 O EL0t_n : LDP x21,x20,[sp,#0x10] +11198 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00008 +11198 clk cpu0 MR8 030458f8:0000008458f8_NS 001fffff_fffffffe +11198 clk cpu0 R X20 001FFFFFFFFFFFFE +11198 clk cpu0 R X21 0000000002F00008 +11199 clk cpu0 IT (11163) 0009b150:00001009b150_NS a8c35bf7 O EL0t_n : LDP x23,x22,[sp],#0x30 +11199 clk cpu0 MR8 030458e0:0000008458e0_NS fffe0000_00003fff +11199 clk cpu0 MR8 030458e8:0000008458e8_NS ffffffff_fffe0003 +11199 clk cpu0 R SP_EL0 0000000003045910 +11199 clk cpu0 R X22 FFFFFFFFFFFE0003 +11199 clk cpu0 R X23 FFFE000000003FFF +11200 clk cpu0 IT (11164) 0009b154:00001009b154_NS 1400303d O EL0t_n : B 0xa7248 +11201 clk cpu0 IT (11165) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +11201 clk cpu0 R cpsr 600003c0 +11201 clk cpu0 R NZCV 00000000:60000000 +11202 clk cpu0 IT (11166) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +11203 clk cpu0 IT (11167) 010000b4 10ffff75 O EL0t_n : ADR x21,0x10000a0 +11203 clk cpu0 R X21 00000000010000A0 +11204 clk cpu0 IT (11168) 010000b8 f94002b5 O EL0t_n : LDR x21,[x21,#0] +11204 clk cpu0 MR8 010000a0:0000010000a0_NS 00000000_02f00008 +11204 clk cpu0 R X21 0000000002F00008 +11205 clk cpu0 IT (11169) 010000bc d280000d O EL0t_n : MOV x13,#0 +11205 clk cpu0 R X13 0000000000000000 +11205 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0006 INVAL 0x00001009c0c0 +11205 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0006 ALLOC 0x0000010000c0_NS +11205 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0032 ALLOC 0x0000010000c0_NS +11206 clk cpu0 IT (11170) 010000c0 f2a0000d O EL0t_n : MOVK x13,#0,LSL #16 +11206 clk cpu0 R X13 0000000000000000 +11207 clk cpu0 IT (11171) 010000c4 f2c0000d O EL0t_n : MOVK x13,#0,LSL #32 +11207 clk cpu0 R X13 0000000000000000 +11208 clk cpu0 IT (11172) 010000c8 f2e0000d O EL0t_n : MOVK x13,#0,LSL #48 +11208 clk cpu0 R X13 0000000000000000 +11209 clk cpu0 IT (11173) 010000cc 8b0d02b5 O EL0t_n : ADD x21,x21,x13 +11209 clk cpu0 R X21 0000000002F00008 +11210 clk cpu0 IT (11174) 010000d0 d2800156 O EL0t_n : MOV x22,#0xa +11210 clk cpu0 R X22 000000000000000A +11211 clk cpu0 IT (11175) 010000d4 d3648ed6 O EL0t_n : LSL x22,x22,#28 +11211 clk cpu0 R X22 00000000A0000000 +11212 clk cpu0 IT (11176) 010000d8 d51b4216 O EL0t_n : MSR NZCV,x22 +11212 clk cpu0 R cpsr a00003c0 +11212 clk cpu0 R NZCV 00000000:a0000000 +11213 clk cpu0 IT (11177) 010000dc b20dabe0 O EL0t_n : ORR x0,xzr,#0x3ff83ff83ff83ff8 +11213 clk cpu0 R X0 3FF83FF83FF83FF8 +11214 clk cpu0 IT (11178) 010000e0 b202ebe1 O EL0t_n : ORR x1,xzr,#0xdddddddddddddddd +11214 clk cpu0 R X1 DDDDDDDDDDDDDDDD +11215 clk cpu0 IT (11179) 010000e4 b201e7e2 O EL0t_n : ORR x2,xzr,#0x9999999999999999 +11215 clk cpu0 R X2 9999999999999999 +11216 clk cpu0 IT (11180) 010000e8 b20913e3 O EL0t_n : ORR x3,xzr,#0xf8000000f800000 +11216 clk cpu0 R X3 0F8000000F800000 +11217 clk cpu0 IT (11181) 010000ec b26847e4 O EL0t_n : ORR x4,xzr,#0x3ffff000000 +11217 clk cpu0 R X4 000003FFFF000000 +11218 clk cpu0 IT (11182) 010000f0 b20797e5 O EL0t_n : ORR x5,xzr,#0x7e007e007e007e00 +11218 clk cpu0 R X5 7E007E007E007E00 +11219 clk cpu0 IT (11183) 010000f4 b262ebe6 O EL0t_n : ORR x6,xzr,#0xffffffffc1ffffff +11219 clk cpu0 R X6 FFFFFFFFC1FFFFFF +11220 clk cpu0 IT (11184) 010000f8 b206a7e7 O EL0t_n : ORR x7,xzr,#0xfc0ffc0ffc0ffc0f +11220 clk cpu0 R X7 FC0FFC0FFC0FFC0F +11221 clk cpu0 IT (11185) 010000fc b202dbe8 O EL0t_n : ORR x8,xzr,#0xdfdfdfdfdfdfdfdf +11221 clk cpu0 R X8 DFDFDFDFDFDFDFDF +11221 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0009 INVAL 0x000010038100_NS +11221 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0009 ALLOC 0x000001000100_NS +11221 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0045 ALLOC 0x000001000100_NS +11222 clk cpu0 IT (11186) 01000100 b253b7e9 O EL0t_n : ORR x9,xzr,#0xffffe00007ffffff +11222 clk cpu0 R X9 FFFFE00007FFFFFF +11223 clk cpu0 IT (11187) 01000104 b20257ea O EL0t_n : ORR x10,xzr,#0xc00fffffc00fffff +11223 clk cpu0 R X10 C00FFFFFC00FFFFF +11224 clk cpu0 IT (11188) 01000108 b202d7eb O EL0t_n : ORR x11,xzr,#0xcfcfcfcfcfcfcfcf +11224 clk cpu0 R X11 CFCFCFCFCFCFCFCF +11225 clk cpu0 IT (11189) 0100010c b202d3ec O EL0t_n : ORR x12,xzr,#0xc7c7c7c7c7c7c7c7 +11225 clk cpu0 R X12 C7C7C7C7C7C7C7C7 +11226 clk cpu0 IT (11190) 01000110 b2152fed O EL0t_n : ORR x13,xzr,#0x7ff800007ff800 +11226 clk cpu0 R X13 007FF800007FF800 +11227 clk cpu0 IT (11191) 01000114 b24ce3ee O EL0t_n : ORR x14,xzr,#0xfff01fffffffffff +11227 clk cpu0 R X14 FFF01FFFFFFFFFFF +11228 clk cpu0 IT (11192) 01000118 b27b37ef O EL0t_n : ORR x15,xzr,#0x7ffe0 +11228 clk cpu0 R X15 000000000007FFE0 +11229 clk cpu0 IT (11193) 0100011c b27dbbf0 O EL0t_n : ORR x16,xzr,#0x3fffffffffff8 +11229 clk cpu0 R X16 0003FFFFFFFFFFF8 +11230 clk cpu0 IT (11194) 01000120 b20a1bf1 O EL0t_n : ORR x17,xzr,#0x1fc000001fc00000 +11230 clk cpu0 R X17 1FC000001FC00000 +11231 clk cpu0 IT (11195) 01000124 b2566ff2 O EL0t_n : ORR x18,xzr,#0xfffffc000000003f +11231 clk cpu0 R X18 FFFFFC000000003F +11232 clk cpu0 IT (11196) 01000128 b276abf3 O EL0t_n : ORR x19,xzr,#0x1ffffffffffc00 +11232 clk cpu0 R X19 001FFFFFFFFFFC00 +11233 clk cpu0 IT (11197) 0100012c b20e2ff4 O EL0t_n : ORR x20,xzr,#0x3ffc00003ffc0000 +11233 clk cpu0 R X20 3FFC00003FFC0000 +11234 clk cpu0 IT (11198) 01000130 b26787fd O EL0t_n : ORR x29,xzr,#0x7fffffffe000000 +11234 clk cpu0 R X29 07FFFFFFFE000000 +11235 clk cpu0 IT (11199) 01000134 b20baffe O EL0t_n : ORR x30,xzr,#0xffe1ffe1ffe1ffe1 +11235 clk cpu0 R X30 FFE1FFE1FFE1FFE1 +11236 clk cpu0 IT (11200) 01000138 910003e7 O EL0t_n : MOV x7,sp +11236 clk cpu0 R X7 0000000003045910 +11237 clk cpu0 IT (11201) 0100013c 9100001f O EL0t_n : ADD sp,x0,#0 +11237 clk cpu0 R SP_EL0 3FF83FF83FF83FF8 +11237 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000b ALLOC 0x000001000140_NS +11237 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0054 ALLOC 0x000001000140_NS +11238 clk cpu0 IT (11202) 01000140 330b5daa O EL0t_n : BFI w10,w13,#21,#24 +11238 clk cpu0 R X10 00000000C00FEFFF +11239 clk cpu0 IT (11203) 01000144 d2800002 O EL0t_n : MOV x2,#0 +11239 clk cpu0 R X2 0000000000000000 +11240 clk cpu0 IT (11204) 01000148 f84086a4 O EL0t_n : LDR x4,[x21],#8 +11240 clk cpu0 TTW DTLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +11240 clk cpu0 TTW DTLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +11240 clk cpu0 TTW DTLB LPAE 1:2 000070450008 0000000070470003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070470000 +11240 clk cpu0 TTW DTLB LPAE 1:3 000070471e00 0000000011f00463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000011f00000 +11240 clk cpu0 MR8 02f00008:000011f00008_NS 00000000_a0000000 +11240 clk cpu0 R X4 00000000A0000000 +11240 clk cpu0 R X21 0000000002F00010 +11240 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x02f00000_NS EL1_n vmid=0:0x0011f00000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +11240 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x02f00000_NS EL1_n vmid=0:0x0011f00000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070440000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070250000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x00001004c000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070440000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070250000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070450000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f1 ALLOC 0x000070471e00_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000070450000_NS +11240 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000011f00000_NS +11240 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0780 ALLOC 0x000070471e00_NS +11240 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0003 INVAL 0x00002c190000 +11240 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0003 ALLOC 0x000011f00000_NS +11241 clk cpu0 IT (11205) 0100014c d53b421d O EL0t_n : MRS x29,NZCV +11241 clk cpu0 R X29 00000000A0000000 +11242 clk cpu0 IT (11206) 01000150 eb0403bf O EL0t_n : CMP x29,x4 +11242 clk cpu0 R cpsr 600003c0 +11243 clk cpu0 IT (11207) 01000154 9a9f07f7 O EL0t_n : CSET x23,NE +11243 clk cpu0 R X23 0000000000000000 +11244 clk cpu0 IT (11208) 01000158 aa170042 O EL0t_n : ORR x2,x2,x23 +11244 clk cpu0 R X2 0000000000000000 +11245 clk cpu0 IT (11209) 0100015c f84086a8 O EL0t_n : LDR x8,[x21],#8 +11245 clk cpu0 MR8 02f00010:000011f00010_NS 00000000_c00fefff +11245 clk cpu0 R X8 00000000C00FEFFF +11245 clk cpu0 R X21 0000000002F00018 +11246 clk cpu0 IT (11210) 01000160 eb0a011f O EL0t_n : CMP x8,x10 +11246 clk cpu0 R cpsr 600003c0 +11247 clk cpu0 IT (11211) 01000164 9a9f07ed O EL0t_n : CSET x13,NE +11247 clk cpu0 R X13 0000000000000000 +11248 clk cpu0 IT (11212) 01000168 aa0d0442 O EL0t_n : ORR x2,x2,x13,LSL #1 +11248 clk cpu0 R X2 0000000000000000 +11249 clk cpu0 IT (11213) 0100016c aa0203e0 O EL0t_n : MOV x0,x2 +11249 clk cpu0 R X0 0000000000000000 +11250 clk cpu0 IT (11214) 01000170 914000ff O EL0t_n : ADD sp,x7,#0,LSL #12 +11250 clk cpu0 R SP_EL0 0000000003045910 +11251 clk cpu0 IT (11215) 01000174 d2800001 O EL0t_n : MOV x1,#0 +11251 clk cpu0 R X1 0000000000000000 +11252 clk cpu0 IT (11216) 01000178 97c26c0c O EL0t_n : BL 0x9b1a8 +11252 clk cpu0 R X30 000000000100017C +11253 clk cpu0 IT (11217) 0009b1a8:00001009b1a8_NS a9bd5bf7 O EL0t_n : STP x23,x22,[sp,#-0x30]! +11253 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +11253 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_a0000000 +11253 clk cpu0 R SP_EL0 00000000030458E0 +11254 clk cpu0 IT (11218) 0009b1ac:00001009b1ac_NS a90153f5 O EL0t_n : STP x21,x20,[sp,#0x10] +11254 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00018 +11254 clk cpu0 MW8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +11255 clk cpu0 IT (11219) 0009b1b0:00001009b1b0_NS a9027bf3 O EL0t_n : STP x19,x30,[sp,#0x20] +11255 clk cpu0 MW8 03045900:000000845900_NS 001fffff_fffffc00 +11255 clk cpu0 MW8 03045908:000000845908_NS 00000000_0100017c +11256 clk cpu0 IT (11220) 0009b1b4:00001009b1b4_NS aa0103f5 O EL0t_n : MOV x21,x1 +11256 clk cpu0 R X21 0000000000000000 +11257 clk cpu0 IT (11221) 0009b1b8:00001009b1b8_NS aa0003f4 O EL0t_n : MOV x20,x0 +11257 clk cpu0 R X20 0000000000000000 +11258 clk cpu0 IT (11222) 0009b1bc:00001009b1bc_NS 94003021 O EL0t_n : BL 0xa7240 +11258 clk cpu0 R X30 000000000009B1C0 +11259 clk cpu0 IT (11223) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +11259 clk cpu0 R X0 0000000060000000 +11260 clk cpu0 IT (11224) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +11260 clk cpu0 CACHE cpu.cpu0.l1icache LINE 018e ALLOC 0x00001009b1c0_NS +11260 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c70 ALLOC 0x00001009b1c0_NS +11261 clk cpu0 IT (11225) 0009b1c0:00001009b1c0_NS 2a0003f3 O EL0t_n : MOV w19,w0 +11261 clk cpu0 R X19 0000000060000000 +11262 clk cpu0 IT (11226) 0009b1c4:00001009b1c4_NS 94003027 O EL0t_n : BL 0xa7260 +11262 clk cpu0 R X30 000000000009B1C8 +11263 clk cpu0 IT (11227) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +11263 clk cpu0 R X0 0000000000000000 +11264 clk cpu0 IT (11228) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +11264 clk cpu0 R cpsr 600007c0 +11265 clk cpu0 IT (11229) 0009b1c8:00001009b1c8_NS f0030b96 O EL0t_n : ADRP x22,0x620e1c8 +11265 clk cpu0 R cpsr 600003c0 +11265 clk cpu0 R X22 000000000620E000 +11266 clk cpu0 IT (11230) 0009b1cc:00001009b1cc_NS 910002d6 O EL0t_n : ADD x22,x22,#0 +11266 clk cpu0 R X22 000000000620E000 +11267 clk cpu0 IT (11231) 0009b1d0:00001009b1d0_NS 52800308 O EL0t_n : MOV w8,#0x18 +11267 clk cpu0 R X8 0000000000000018 +11268 clk cpu0 IT (11232) 0009b1d4:00001009b1d4_NS 9ba85808 O EL0t_n : UMADDL x8,w0,w8,x22 +11268 clk cpu0 R X8 000000000620E000 +11269 clk cpu0 IT (11233) 0009b1d8:00001009b1d8_NS 52900089 O EL0t_n : MOV w9,#0x8004 +11269 clk cpu0 R X9 0000000000008004 +11270 clk cpu0 IT (11234) 0009b1dc:00001009b1dc_NS b869690a O EL0t_n : LDR w10,[x8,x9] +11270 clk cpu0 MR4 06216004:000015216004_NS 00000000 +11270 clk cpu0 R X10 0000000000000000 +11271 clk cpu0 IT (11235) 0009b1e0:00001009b1e0_NS 2a0003f7 O EL0t_n : MOV w23,w0 +11271 clk cpu0 R X23 0000000000000000 +11272 clk cpu0 IT (11236) 0009b1e4:00001009b1e4_NS 11000542 O EL0t_n : ADD w2,w10,#1 +11272 clk cpu0 R X2 0000000000000001 +11273 clk cpu0 IT (11237) 0009b1e8:00001009b1e8_NS b8296902 O EL0t_n : STR w2,[x8,x9] +11273 clk cpu0 MW4 06216004:000015216004_NS 00000001 +11274 clk cpu0 IT (11238) 0009b1ec:00001009b1ec_NS b4000134 O EL0t_n : CBZ x20,0x9b210 +11274 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0190 INVAL 0x00001009f200 +11274 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0190 ALLOC 0x00001009b200_NS +11274 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c80 ALLOC 0x00001009b200_NS +11275 clk cpu0 IT (11239) 0009b210:00001009b210_NS 52800308 O EL0t_n : MOV w8,#0x18 +11275 clk cpu0 R X8 0000000000000018 +11276 clk cpu0 IT (11240) 0009b214:00001009b214_NS 9b085ae8 O EL0t_n : MADD x8,x23,x8,x22 +11276 clk cpu0 R X8 000000000620E000 +11277 clk cpu0 IT (11241) 0009b218:00001009b218_NS 52900109 O EL0t_n : MOV w9,#0x8008 +11277 clk cpu0 R X9 0000000000008008 +11278 clk cpu0 IT (11242) 0009b21c:00001009b21c_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +11278 clk cpu0 R X8 0000000006216008 +11279 clk cpu0 IT (11243) 0009b220:00001009b220_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +11279 clk cpu0 MR4 06216008:000015216008_NS 00000003 +11279 clk cpu0 R X9 0000000000000003 +11280 clk cpu0 IS (11244) 0009b224:00001009b224_NS 34000249 O EL0t_n : CBZ w9,0x9b26c +11281 clk cpu0 IT (11245) 0009b228:00001009b228_NS 52800089 O EL0t_n : MOV w9,#4 +11281 clk cpu0 R X9 0000000000000004 +11282 clk cpu0 IT (11246) 0009b22c:00001009b22c_NS b9000109 O EL0t_n : STR w9,[x8,#0] +11282 clk cpu0 MW4 06216008:000015216008_NS 00000004 +11283 clk cpu0 IT (11247) 0009b230:00001009b230_NS 1400000f O EL0t_n : B 0x9b26c +11283 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0193 INVAL 0x00001009f240_NS +11283 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0193 ALLOC 0x00001009b240_NS +11283 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c90 ALLOC 0x00001009b240_NS +11284 clk cpu0 IT (11248) 0009b26c:00001009b26c_NS 2a1303e0 O EL0t_n : MOV w0,w19 +11284 clk cpu0 R X0 0000000060000000 +11285 clk cpu0 IT (11249) 0009b270:00001009b270_NS a9427bf3 O EL0t_n : LDP x19,x30,[sp,#0x20] +11285 clk cpu0 MR8 03045900:000000845900_NS 001fffff_fffffc00 +11285 clk cpu0 MR8 03045908:000000845908_NS 00000000_0100017c +11285 clk cpu0 R X19 001FFFFFFFFFFC00 +11285 clk cpu0 R X30 000000000100017C +11286 clk cpu0 IT (11250) 0009b274:00001009b274_NS a94153f5 O EL0t_n : LDP x21,x20,[sp,#0x10] +11286 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00018 +11286 clk cpu0 MR8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +11286 clk cpu0 R X20 3FFC00003FFC0000 +11286 clk cpu0 R X21 0000000002F00018 +11287 clk cpu0 IT (11251) 0009b278:00001009b278_NS a8c35bf7 O EL0t_n : LDP x23,x22,[sp],#0x30 +11287 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +11287 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_a0000000 +11287 clk cpu0 R SP_EL0 0000000003045910 +11287 clk cpu0 R X22 00000000A0000000 +11287 clk cpu0 R X23 0000000000000000 +11288 clk cpu0 IT (11252) 0009b27c:00001009b27c_NS 14002ff3 O EL0t_n : B 0xa7248 +11289 clk cpu0 IT (11253) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +11289 clk cpu0 R cpsr 600003c0 +11289 clk cpu0 R NZCV 00000000:60000000 +11290 clk cpu0 IT (11254) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +11291 clk cpu0 IT (11255) 0100017c d2800020 O EL0t_n : MOV x0,#1 +11291 clk cpu0 R X0 0000000000000001 +11291 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000c INVAL 0x000010094180 +11291 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000c ALLOC 0x000001000180_NS +11291 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0062 ALLOC 0x000001000180_NS +11292 clk cpu0 IT (11256) 01000180 97c26af0 O EL0t_n : BL 0x9ad40 +11292 clk cpu0 R X30 0000000001000184 +11292 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016b ALLOC 0x00001009ad40_NS +11292 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b51 ALLOC 0x00001009ad40_NS +11293 clk cpu0 IT (11257) 0009ad40:00001009ad40_NS a9bb6bfb O EL0t_n : STP x27,x26,[sp,#-0x50]! +11293 clk cpu0 MW8 030458c0:0000008458c0_NS 00010001_00010001 +11293 clk cpu0 MW8 030458c8:0000008458c8_NS ffe000ff_ffe000ff +11293 clk cpu0 R SP_EL0 00000000030458C0 +11294 clk cpu0 IT (11258) 0009ad44:00001009ad44_NS a90163f9 O EL0t_n : STP x25,x24,[sp,#0x10] +11294 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_0000003c +11294 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_00007c00 +11295 clk cpu0 IT (11259) 0009ad48:00001009ad48_NS a9025bf7 O EL0t_n : STP x23,x22,[sp,#0x20] +11295 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +11295 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_a0000000 +11296 clk cpu0 IT (11260) 0009ad4c:00001009ad4c_NS a90353f5 O EL0t_n : STP x21,x20,[sp,#0x30] +11296 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00018 +11296 clk cpu0 MW8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +11297 clk cpu0 IT (11261) 0009ad50:00001009ad50_NS a9047bf3 O EL0t_n : STP x19,x30,[sp,#0x40] +11297 clk cpu0 MW8 03045900:000000845900_NS 001fffff_fffffc00 +11297 clk cpu0 MW8 03045908:000000845908_NS 00000000_01000184 +11298 clk cpu0 IT (11262) 0009ad54:00001009ad54_NS 2a0003f5 O EL0t_n : MOV w21,w0 +11298 clk cpu0 R X21 0000000000000001 +11299 clk cpu0 IT (11263) 0009ad58:00001009ad58_NS 9400313a O EL0t_n : BL 0xa7240 +11299 clk cpu0 R X30 000000000009AD5C +11300 clk cpu0 IT (11264) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +11300 clk cpu0 R X0 0000000060000000 +11301 clk cpu0 IT (11265) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +11302 clk cpu0 IT (11266) 0009ad5c:00001009ad5c_NS 2a0003f3 O EL0t_n : MOV w19,w0 +11302 clk cpu0 R X19 0000000060000000 +11303 clk cpu0 IT (11267) 0009ad60:00001009ad60_NS 94003140 O EL0t_n : BL 0xa7260 +11303 clk cpu0 R X30 000000000009AD64 +11304 clk cpu0 IT (11268) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +11304 clk cpu0 R X0 0000000000000000 +11305 clk cpu0 IT (11269) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +11305 clk cpu0 R cpsr 600007c0 +11306 clk cpu0 IT (11270) 0009ad64:00001009ad64_NS 90030bb8 O EL0t_n : ADRP x24,0x620ed64 +11306 clk cpu0 R cpsr 600003c0 +11306 clk cpu0 R X24 000000000620E000 +11307 clk cpu0 IT (11271) 0009ad68:00001009ad68_NS 91000318 O EL0t_n : ADD x24,x24,#0 +11307 clk cpu0 R X24 000000000620E000 +11308 clk cpu0 IT (11272) 0009ad6c:00001009ad6c_NS 52800308 O EL0t_n : MOV w8,#0x18 +11308 clk cpu0 R X8 0000000000000018 +11309 clk cpu0 IT (11273) 0009ad70:00001009ad70_NS 9ba86008 O EL0t_n : UMADDL x8,w0,w8,x24 +11309 clk cpu0 R X8 000000000620E000 +11310 clk cpu0 IT (11274) 0009ad74:00001009ad74_NS 52900009 O EL0t_n : MOV w9,#0x8000 +11310 clk cpu0 R X9 0000000000008000 +11311 clk cpu0 IT (11275) 0009ad78:00001009ad78_NS b8696908 O EL0t_n : LDR w8,[x8,x9] +11311 clk cpu0 MR4 06216000:000015216000_NS 00000001 +11311 clk cpu0 R X8 0000000000000001 +11312 clk cpu0 IT (11276) 0009ad7c:00001009ad7c_NS 6b15011f O EL0t_n : CMP w8,w21 +11312 clk cpu0 R cpsr 600003c0 +11312 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016c ALLOC 0x00001009ad80_NS +11312 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b60 ALLOC 0x00001009ad80_NS +11313 clk cpu0 IS (11277) 0009ad80:00001009ad80_NS 540003e1 O EL0t_n : B.NE 0x9adfc +11314 clk cpu0 IT (11278) 0009ad84:00001009ad84_NS 2a0003f4 O EL0t_n : MOV w20,w0 +11314 clk cpu0 R X20 0000000000000000 +11315 clk cpu0 IT (11279) 0009ad88:00001009ad88_NS 52800308 O EL0t_n : MOV w8,#0x18 +11315 clk cpu0 R X8 0000000000000018 +11316 clk cpu0 IT (11280) 0009ad8c:00001009ad8c_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +11316 clk cpu0 R X8 000000000620E000 +11317 clk cpu0 IT (11281) 0009ad90:00001009ad90_NS 52900189 O EL0t_n : MOV w9,#0x800c +11317 clk cpu0 R X9 000000000000800C +11318 clk cpu0 IT (11282) 0009ad94:00001009ad94_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +11318 clk cpu0 R X8 000000000621600C +11319 clk cpu0 IT (11283) 0009ad98:00001009ad98_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +11319 clk cpu0 MR4 0621600c:00001521600c_NS 00000001 +11319 clk cpu0 R X9 0000000000000001 +11320 clk cpu0 IT (11284) 0009ad9c:00001009ad9c_NS 7100053f O EL0t_n : CMP w9,#1 +11320 clk cpu0 R cpsr 600003c0 +11321 clk cpu0 IS (11285) 0009ada0:00001009ada0_NS 540002e1 O EL0t_n : B.NE 0x9adfc +11322 clk cpu0 IT (11286) 0009ada4:00001009ada4_NS b900011f O EL0t_n : STR wzr,[x8,#0] +11322 clk cpu0 MW4 0621600c:00001521600c_NS 00000000 +11323 clk cpu0 IT (11287) 0009ada8:00001009ada8_NS 52800308 O EL0t_n : MOV w8,#0x18 +11323 clk cpu0 R X8 0000000000000018 +11324 clk cpu0 IT (11288) 0009adac:00001009adac_NS 52900109 O EL0t_n : MOV w9,#0x8008 +11324 clk cpu0 R X9 0000000000008008 +11325 clk cpu0 IT (11289) 0009adb0:00001009adb0_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +11325 clk cpu0 R X8 000000000620E000 +11326 clk cpu0 IT (11290) 0009adb4:00001009adb4_NS b8696908 O EL0t_n : LDR w8,[x8,x9] +11326 clk cpu0 MR4 06216008:000015216008_NS 00000004 +11326 clk cpu0 R X8 0000000000000004 +11327 clk cpu0 IT (11291) 0009adb8:00001009adb8_NS 2a1f03f9 O EL0t_n : MOV w25,wzr +11327 clk cpu0 R X25 0000000000000000 +11328 clk cpu0 IT (11292) 0009adbc:00001009adbc_NS 90030bf7 O EL0t_n : ADRP x23,0x6216dbc +11328 clk cpu0 R X23 0000000006216000 +11328 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016f ALLOC 0x00001009adc0_NS +11328 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0b70 ALLOC 0x00001009adc0_NS +11329 clk cpu0 IT (11293) 0009adc0:00001009adc0_NS f0017c76 O EL0t_n : ADRP x22,0x3029dc0 +11329 clk cpu0 R X22 0000000003029000 +11330 clk cpu0 IT (11294) 0009adc4:00001009adc4_NS 7100111f O EL0t_n : CMP w8,#4 +11330 clk cpu0 R cpsr 600003c0 +11331 clk cpu0 IS (11295) 0009adc8:00001009adc8_NS 54000988 O EL0t_n : B.HI 0x9aef8 +11332 clk cpu0 IT (11296) 0009adcc:00001009adcc_NS f0fffd89 O EL0t_n : ADRP x9,0x4ddcc +11332 clk cpu0 R X9 000000000004D000 +11333 clk cpu0 IT (11297) 0009add0:00001009add0_NS 913c0529 O EL0t_n : ADD x9,x9,#0xf01 +11333 clk cpu0 R X9 000000000004DF01 +11334 clk cpu0 IT (11298) 0009add4:00001009add4_NS 100000ca O EL0t_n : ADR x10,0x9adec +11334 clk cpu0 R X10 000000000009ADEC +11335 clk cpu0 IT (11299) 0009add8:00001009add8_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +11335 clk cpu0 MR1 0004df05:00001004df05_NS 3a +11335 clk cpu0 R X11 000000000000003A +11335 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00f9 ALLOC 0x00001004df00_NS +11335 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 17c0 ALLOC 0x00001004df00_NS +11336 clk cpu0 IT (11300) 0009addc:00001009addc_NS 8b0b094a O EL0t_n : ADD x10,x10,x11,LSL #2 +11336 clk cpu0 R X10 000000000009AED4 +11337 clk cpu0 IT (11301) 0009ade0:00001009ade0_NS 2a1903fa O EL0t_n : MOV w26,w25 +11337 clk cpu0 R X26 0000000000000000 +11338 clk cpu0 IT (11302) 0009ade4:00001009ade4_NS 2a1903fb O EL0t_n : MOV w27,w25 +11338 clk cpu0 R X27 0000000000000000 +11339 clk cpu0 IT (11303) 0009ade8:00001009ade8_NS d61f0140 O EL0t_n : BR x10 +11339 clk cpu0 R cpsr 600007c0 +11339 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0176 INVAL 0x0000100a6ec0_NS +11339 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0176 ALLOC 0x00001009aec0_NS +11339 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0bb0 ALLOC 0x00001009aec0_NS +11340 clk cpu0 IT (11304) 0009aed4:00001009aed4_NS b940fae8 O EL0t_n : LDR w8,[x23,#0xf8] +11340 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +11340 clk cpu0 R cpsr 600003c0 +11340 clk cpu0 R X8 0000000000000003 +11341 clk cpu0 IS (11305) 0009aed8:00001009aed8_NS 340001a8 O EL0t_n : CBZ w8,0x9af0c +11342 clk cpu0 IT (11306) 0009aedc:00001009aedc_NS d0fffd81 O EL0t_n : ADRP x1,0x4cedc +11342 clk cpu0 R X1 000000000004C000 +11343 clk cpu0 IT (11307) 0009aee0:00001009aee0_NS 913fbc21 O EL0t_n : ADD x1,x1,#0xfef +11343 clk cpu0 R X1 000000000004CFEF +11344 clk cpu0 IT (11308) 0009aee4:00001009aee4_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +11344 clk cpu0 R X0 0000000000000000 +11345 clk cpu0 IT (11309) 0009aee8:00001009aee8_NS 2a1403e2 O EL0t_n : MOV w2,w20 +11345 clk cpu0 R X2 0000000000000000 +11346 clk cpu0 IT (11310) 0009aeec:00001009aeec_NS 2a1503e3 O EL0t_n : MOV w3,w21 +11346 clk cpu0 R X3 0000000000000001 +11347 clk cpu0 IT (11311) 0009aef0:00001009aef0_NS 94000577 O EL0t_n : BL 0x9c4cc +11347 clk cpu0 R X30 000000000009AEF4 +11348 clk cpu0 IT (11312) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +11348 clk cpu0 R SP_EL0 0000000003045830 +11349 clk cpu0 IT (11313) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +11349 clk cpu0 R X8 0000000006216000 +11350 clk cpu0 IT (11314) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +11350 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +11350 clk cpu0 R X8 0000000000000003 +11351 clk cpu0 IT (11315) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +11351 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000001 +11351 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_00000000 +11352 clk cpu0 IT (11316) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +11352 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_60000000 +11352 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_0009aef4 +11353 clk cpu0 IT (11317) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +11353 clk cpu0 MW8 03045830:000000845830_NS 00000000_00000000 +11353 clk cpu0 MW8 03045838:000000845838_NS 00000000_00000001 +11354 clk cpu0 IT (11318) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +11354 clk cpu0 R cpsr 200003c0 +11355 clk cpu0 IT (11319) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +11355 clk cpu0 MW8 03045840:000000845840_NS 00000000_a0000000 +11355 clk cpu0 MW8 03045848:000000845848_NS 7e007e00_7e007e00 +11356 clk cpu0 IT (11320) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +11356 clk cpu0 MW8 03045850:000000845850_NS ffffffff_c1ffffff +11356 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045910 +11357 clk cpu0 IT (11321) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +11357 clk cpu0 MW8 03045890:000000845890_NS 00000000_00000000 +11357 clk cpu0 MW8 03045898:000000845898_NS 00000000_00000000 +11358 clk cpu0 IT (11322) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +11358 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +11358 clk cpu0 MW8 03045888:000000845888_NS 00000000_00000000 +11359 clk cpu0 IS (11323) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +11360 clk cpu0 IT (11324) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +11360 clk cpu0 R X20 0000000003008000 +11361 clk cpu0 IT (11325) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +11361 clk cpu0 R X20 0000000003008528 +11362 clk cpu0 IT (11326) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +11362 clk cpu0 R X0 0000000003008528 +11363 clk cpu0 IT (11327) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +11363 clk cpu0 R X19 000000000004CFEF +11364 clk cpu0 IT (11328) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +11364 clk cpu0 R X30 000000000009C510 +11365 clk cpu0 IT (11329) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +11365 clk cpu0 R X8 0000000006216000 +11366 clk cpu0 IT (11330) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +11366 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +11366 clk cpu0 R X8 0000000000000001 +11367 clk cpu0 IT (11331) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +11367 clk cpu0 R cpsr 800003c0 +11368 clk cpu0 IT (11332) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +11369 clk cpu0 IT (11333) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +11370 clk cpu0 IT (11334) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +11370 clk cpu0 R X9 0000000003045830 +11371 clk cpu0 IT (11335) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +11371 clk cpu0 R X8 00000000FFFFFFD0 +11372 clk cpu0 IT (11336) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +11372 clk cpu0 R X10 00000000030458C0 +11373 clk cpu0 IT (11337) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +11373 clk cpu0 R X9 0000000003045860 +11374 clk cpu0 IT (11338) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +11374 clk cpu0 R X0 0000000000000000 +11375 clk cpu0 IT (11339) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +11375 clk cpu0 R X1 0000000000000000 +11376 clk cpu0 IT (11340) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +11376 clk cpu0 R X2 0000000000000000 +11377 clk cpu0 IT (11341) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +11377 clk cpu0 MW8 03045898:000000845898_NS 00000000_ffffffd0 +11378 clk cpu0 IT (11342) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +11378 clk cpu0 MW8 03045880:000000845880_NS 00000000_030458c0 +11378 clk cpu0 MW8 03045888:000000845888_NS 00000000_03045860 +11379 clk cpu0 IT (11343) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +11380 clk cpu0 IT (11344) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +11380 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045860 +11380 clk cpu0 MR8 03045890:000000845890_NS 00000000_00000000 +11380 clk cpu0 R X8 0000000000000000 +11380 clk cpu0 R X10 0000000003045860 +11381 clk cpu0 IT (11345) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +11381 clk cpu0 MR8 03045880:000000845880_NS 00000000_030458c0 +11381 clk cpu0 R X9 00000000030458C0 +11382 clk cpu0 IT (11346) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +11382 clk cpu0 MR8 03045898:000000845898_NS 00000000_ffffffd0 +11382 clk cpu0 R X11 00000000FFFFFFD0 +11383 clk cpu0 IT (11347) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +11383 clk cpu0 R X21 0000000000000000 +11384 clk cpu0 IT (11348) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +11384 clk cpu0 R X1 0000000003045860 +11385 clk cpu0 IT (11349) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +11385 clk cpu0 R X0 000000000004CFEF +11386 clk cpu0 IT (11350) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +11386 clk cpu0 MW8 03045868:000000845868_NS 00000000_03045860 +11386 clk cpu0 MW8 03045870:000000845870_NS 00000000_00000000 +11387 clk cpu0 IT (11351) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +11387 clk cpu0 MW8 03045860:000000845860_NS 00000000_030458c0 +11388 clk cpu0 IT (11352) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +11388 clk cpu0 MW8 03045878:000000845878_NS 00000000_ffffffd0 +11389 clk cpu0 IT (11353) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +11389 clk cpu0 R X30 000000000009C560 +11390 clk cpu0 IT (11354) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +11390 clk cpu0 R SP_EL0 0000000003045790 +11391 clk cpu0 IT (11355) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +11391 clk cpu0 MW8 03045820:000000845820_NS 00000000_0004cfef +11391 clk cpu0 MW8 03045828:000000845828_NS 00000000_0009c560 +11392 clk cpu0 IT (11356) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +11392 clk cpu0 R X19 0000000003045860 +11393 clk cpu0 IT (11357) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +11393 clk cpu0 R X1 000000000004C000 +11394 clk cpu0 IT (11358) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +11394 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +11394 clk cpu0 MW8 03045818:000000845818_NS 00000000_03008528 +11395 clk cpu0 IT (11359) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +11395 clk cpu0 R X20 000000000004CFEF +11396 clk cpu0 IT (11360) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +11396 clk cpu0 R X1 000000000004C00B +11397 clk cpu0 IT (11361) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +11397 clk cpu0 R X0 0000000003045794 +11398 clk cpu0 IT (11362) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +11398 clk cpu0 R X2 000000000000003B +11399 clk cpu0 IT (11363) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +11399 clk cpu0 MW8 030457d0:0000008457d0_NS ff7fff7f_ff7fff7f +11400 clk cpu0 IT (11364) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +11400 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +11400 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_00000000 +11401 clk cpu0 IT (11365) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +11401 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_00000000 +11401 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0620e000 +11402 clk cpu0 IT (11366) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +11402 clk cpu0 MW8 03045800:000000845800_NS 00000000_06216000 +11402 clk cpu0 MW8 03045808:000000845808_NS 00000000_03029000 +11403 clk cpu0 IT (11367) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +11403 clk cpu0 R X30 0000000000092B80 +11404 clk cpu0 IT (11368) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +11404 clk cpu0 MW8 03045780:000000845780_NS 00000000_03045860 +11404 clk cpu0 MW8 03045788:000000845788_NS 00000000_00092b80 +11404 clk cpu0 R SP_EL0 0000000003045780 +11405 clk cpu0 IT (11369) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +11405 clk cpu0 R X19 0000000003045794 +11406 clk cpu0 IT (11370) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +11406 clk cpu0 R X30 00000000000104DC +11407 clk cpu0 IT (11371) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +11407 clk cpu0 R cpsr 200003c0 +11408 clk cpu0 IS (11372) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +11409 clk cpu0 IT (11373) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +11409 clk cpu0 R cpsr 400003c0 +11410 clk cpu0 IT (11374) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +11411 clk cpu0 IT (11375) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +11411 clk cpu0 R cpsr 000003c0 +11411 clk cpu0 R X10 0000000000000003 +11412 clk cpu0 IS (11376) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +11413 clk cpu0 IT (11377) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +11413 clk cpu0 R X9 0000000000000020 +11414 clk cpu0 IT (11378) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +11414 clk cpu0 R X8 000000000004C008 +11415 clk cpu0 IT (11379) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +11415 clk cpu0 R cpsr 200003c0 +11416 clk cpu0 IT (11380) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +11416 clk cpu0 R X9 0000000000000008 +11417 clk cpu0 IS (11381) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +11418 clk cpu0 IT (11382) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +11418 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +11418 clk cpu0 R X12 000000000A00000A +11418 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x000011f00000_NS +11418 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x00001004c000_NS +11419 clk cpu0 IT (11383) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +11419 clk cpu0 R X10 0000000000000018 +11420 clk cpu0 IT (11384) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +11420 clk cpu0 R X11 000000000000003B +11421 clk cpu0 IT (11385) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11421 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +11421 clk cpu0 R X8 000000000004C00C +11421 clk cpu0 R X13 000000006F727245 +11422 clk cpu0 IT (11386) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11422 clk cpu0 R X12 000000000000000A +11423 clk cpu0 IT (11387) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11423 clk cpu0 R X11 0000000000000037 +11424 clk cpu0 IT (11388) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11424 clk cpu0 R cpsr 200003c0 +11425 clk cpu0 IT (11389) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11425 clk cpu0 R X14 0000000072724500 +11426 clk cpu0 IT (11390) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11426 clk cpu0 R X12 000000007272450A +11427 clk cpu0 IT (11391) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11427 clk cpu0 MW4 03045794:000000845794_NS 7272450a +11427 clk cpu0 R X0 0000000003045798 +11428 clk cpu0 IT (11392) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11428 clk cpu0 R X12 000000006F727245 +11429 clk cpu0 IT (11393) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11430 clk cpu0 IT (11394) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11430 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +11430 clk cpu0 R X8 000000000004C010 +11430 clk cpu0 R X13 0000000049203A72 +11431 clk cpu0 IT (11395) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11431 clk cpu0 R X12 000000000000006F +11432 clk cpu0 IT (11396) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11432 clk cpu0 R X11 0000000000000033 +11433 clk cpu0 IT (11397) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11433 clk cpu0 R cpsr 200003c0 +11434 clk cpu0 IT (11398) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11434 clk cpu0 R X14 00000000203A7200 +11435 clk cpu0 IT (11399) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11435 clk cpu0 R X12 00000000203A726F +11436 clk cpu0 IT (11400) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11436 clk cpu0 MW4 03045798:000000845798_NS 203a726f +11436 clk cpu0 R X0 000000000304579C +11437 clk cpu0 IT (11401) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11437 clk cpu0 R X12 0000000049203A72 +11438 clk cpu0 IT (11402) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11439 clk cpu0 IT (11403) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11439 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +11439 clk cpu0 R X8 000000000004C014 +11439 clk cpu0 R X13 0000000067656C6C +11440 clk cpu0 IT (11404) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11440 clk cpu0 R X12 0000000000000049 +11441 clk cpu0 IT (11405) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11441 clk cpu0 R X11 000000000000002F +11442 clk cpu0 IT (11406) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11442 clk cpu0 R cpsr 200003c0 +11443 clk cpu0 IT (11407) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11443 clk cpu0 R X14 00000000656C6C00 +11444 clk cpu0 IT (11408) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11444 clk cpu0 R X12 00000000656C6C49 +11445 clk cpu0 IT (11409) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11445 clk cpu0 MW4 0304579c:00000084579c_NS 656c6c49 +11445 clk cpu0 R X0 00000000030457A0 +11446 clk cpu0 IT (11410) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11446 clk cpu0 R X12 0000000067656C6C +11447 clk cpu0 IT (11411) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11448 clk cpu0 IT (11412) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11448 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +11448 clk cpu0 R X8 000000000004C018 +11448 clk cpu0 R X13 0000000066206C61 +11449 clk cpu0 IT (11413) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11449 clk cpu0 R X12 0000000000000067 +11450 clk cpu0 IT (11414) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11450 clk cpu0 R X11 000000000000002B +11451 clk cpu0 IT (11415) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11451 clk cpu0 R cpsr 200003c0 +11452 clk cpu0 IT (11416) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11452 clk cpu0 R X14 00000000206C6100 +11453 clk cpu0 IT (11417) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11453 clk cpu0 R X12 00000000206C6167 +11454 clk cpu0 IT (11418) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11454 clk cpu0 MW4 030457a0:0000008457a0_NS 206c6167 +11454 clk cpu0 R X0 00000000030457A4 +11455 clk cpu0 IT (11419) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11455 clk cpu0 R X12 0000000066206C61 +11456 clk cpu0 IT (11420) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11457 clk cpu0 IT (11421) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11457 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +11457 clk cpu0 R X8 000000000004C01C +11457 clk cpu0 R X13 00000000616D726F +11458 clk cpu0 IT (11422) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11458 clk cpu0 R X12 0000000000000066 +11459 clk cpu0 IT (11423) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11459 clk cpu0 R X11 0000000000000027 +11460 clk cpu0 IT (11424) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11460 clk cpu0 R cpsr 200003c0 +11461 clk cpu0 IT (11425) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11461 clk cpu0 R X14 000000006D726F00 +11462 clk cpu0 IT (11426) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11462 clk cpu0 R X12 000000006D726F66 +11463 clk cpu0 IT (11427) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11463 clk cpu0 MW4 030457a4:0000008457a4_NS 6d726f66 +11463 clk cpu0 R X0 00000000030457A8 +11464 clk cpu0 IT (11428) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11464 clk cpu0 R X12 00000000616D726F +11465 clk cpu0 IT (11429) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11466 clk cpu0 IT (11430) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11466 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +11466 clk cpu0 R X8 000000000004C020 +11466 clk cpu0 R X13 0000000070732074 +11467 clk cpu0 IT (11431) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11467 clk cpu0 R X12 0000000000000061 +11468 clk cpu0 IT (11432) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11468 clk cpu0 R X11 0000000000000023 +11469 clk cpu0 IT (11433) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11469 clk cpu0 R cpsr 200003c0 +11470 clk cpu0 IT (11434) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11470 clk cpu0 R X14 0000000073207400 +11471 clk cpu0 IT (11435) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11471 clk cpu0 R X12 0000000073207461 +11472 clk cpu0 IT (11436) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11472 clk cpu0 MW4 030457a8:0000008457a8_NS 73207461 +11472 clk cpu0 R X0 00000000030457AC +11473 clk cpu0 IT (11437) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11473 clk cpu0 R X12 0000000070732074 +11474 clk cpu0 IT (11438) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11475 clk cpu0 IT (11439) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11475 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +11475 clk cpu0 R X8 000000000004C024 +11475 clk cpu0 R X13 0000000066696365 +11476 clk cpu0 IT (11440) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11476 clk cpu0 R X12 0000000000000070 +11477 clk cpu0 IT (11441) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11477 clk cpu0 R X11 000000000000001F +11478 clk cpu0 IT (11442) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11478 clk cpu0 R cpsr 200003c0 +11479 clk cpu0 IT (11443) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11479 clk cpu0 R X14 0000000069636500 +11480 clk cpu0 IT (11444) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11480 clk cpu0 R X12 0000000069636570 +11481 clk cpu0 IT (11445) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11481 clk cpu0 MW4 030457ac:0000008457ac_NS 69636570 +11481 clk cpu0 R X0 00000000030457B0 +11482 clk cpu0 IT (11446) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11482 clk cpu0 R X12 0000000066696365 +11483 clk cpu0 IT (11447) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11484 clk cpu0 IT (11448) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11484 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +11484 clk cpu0 R X8 000000000004C028 +11484 clk cpu0 R X13 0000000020726569 +11485 clk cpu0 IT (11449) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11485 clk cpu0 R X12 0000000000000066 +11486 clk cpu0 IT (11450) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11486 clk cpu0 R X11 000000000000001B +11487 clk cpu0 IT (11451) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11487 clk cpu0 R cpsr 200003c0 +11488 clk cpu0 IT (11452) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11488 clk cpu0 R X14 0000000072656900 +11489 clk cpu0 IT (11453) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11489 clk cpu0 R X12 0000000072656966 +11490 clk cpu0 IT (11454) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11490 clk cpu0 MW4 030457b0:0000008457b0_NS 72656966 +11490 clk cpu0 R X0 00000000030457B4 +11491 clk cpu0 IT (11455) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11491 clk cpu0 R X12 0000000020726569 +11492 clk cpu0 IT (11456) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11493 clk cpu0 IT (11457) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11493 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +11493 clk cpu0 R X8 000000000004C02C +11493 clk cpu0 R X13 0000000064657375 +11494 clk cpu0 IT (11458) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11494 clk cpu0 R X12 0000000000000020 +11495 clk cpu0 IT (11459) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11495 clk cpu0 R X11 0000000000000017 +11496 clk cpu0 IT (11460) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11496 clk cpu0 R cpsr 200003c0 +11497 clk cpu0 IT (11461) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11497 clk cpu0 R X14 0000000065737500 +11498 clk cpu0 IT (11462) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11498 clk cpu0 R X12 0000000065737520 +11499 clk cpu0 IT (11463) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11499 clk cpu0 MW4 030457b4:0000008457b4_NS 65737520 +11499 clk cpu0 R X0 00000000030457B8 +11500 clk cpu0 IT (11464) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11500 clk cpu0 R X12 0000000064657375 +11501 clk cpu0 IT (11465) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11502 clk cpu0 IT (11466) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11502 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +11502 clk cpu0 R X8 000000000004C030 +11502 clk cpu0 R X13 000000005F27203A +11503 clk cpu0 IT (11467) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11503 clk cpu0 R X12 0000000000000064 +11504 clk cpu0 IT (11468) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11504 clk cpu0 R X11 0000000000000013 +11505 clk cpu0 IT (11469) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11505 clk cpu0 R cpsr 200003c0 +11506 clk cpu0 IT (11470) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11506 clk cpu0 R X14 0000000027203A00 +11507 clk cpu0 IT (11471) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11507 clk cpu0 R X12 0000000027203A64 +11508 clk cpu0 IT (11472) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11508 clk cpu0 MW4 030457b8:0000008457b8_NS 27203a64 +11508 clk cpu0 R X0 00000000030457BC +11509 clk cpu0 IT (11473) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11509 clk cpu0 R X12 000000005F27203A +11510 clk cpu0 IT (11474) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11511 clk cpu0 IT (11475) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11511 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +11511 clk cpu0 R X8 000000000004C034 +11511 clk cpu0 R X13 0000000045202E27 +11512 clk cpu0 IT (11476) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11512 clk cpu0 R X12 000000000000005F +11513 clk cpu0 IT (11477) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11513 clk cpu0 R X11 000000000000000F +11514 clk cpu0 IT (11478) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11514 clk cpu0 R cpsr 200003c0 +11515 clk cpu0 IT (11479) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11515 clk cpu0 R X14 00000000202E2700 +11516 clk cpu0 IT (11480) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11516 clk cpu0 R X12 00000000202E275F +11517 clk cpu0 IT (11481) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11517 clk cpu0 MW4 030457bc:0000008457bc_NS 202e275f +11517 clk cpu0 R X0 00000000030457C0 +11518 clk cpu0 IT (11482) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11518 clk cpu0 R X12 0000000045202E27 +11519 clk cpu0 IT (11483) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11520 clk cpu0 IT (11484) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11520 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +11520 clk cpu0 R X8 000000000004C038 +11520 clk cpu0 R X13 000000006E69646E +11521 clk cpu0 IT (11485) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11521 clk cpu0 R X12 0000000000000045 +11522 clk cpu0 IT (11486) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11522 clk cpu0 R X11 000000000000000B +11523 clk cpu0 IT (11487) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11523 clk cpu0 R cpsr 200003c0 +11524 clk cpu0 IT (11488) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11524 clk cpu0 R X14 0000000069646E00 +11525 clk cpu0 IT (11489) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11525 clk cpu0 R X12 0000000069646E45 +11526 clk cpu0 IT (11490) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11526 clk cpu0 MW4 030457c0:0000008457c0_NS 69646e45 +11526 clk cpu0 R X0 00000000030457C4 +11527 clk cpu0 IT (11491) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11527 clk cpu0 R X12 000000006E69646E +11528 clk cpu0 IT (11492) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11529 clk cpu0 IT (11493) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11529 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +11529 clk cpu0 R X8 000000000004C03C +11529 clk cpu0 R X13 0000000065542067 +11530 clk cpu0 IT (11494) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11530 clk cpu0 R X12 000000000000006E +11531 clk cpu0 IT (11495) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11531 clk cpu0 R X11 0000000000000007 +11532 clk cpu0 IT (11496) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11532 clk cpu0 R cpsr 200003c0 +11533 clk cpu0 IT (11497) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11533 clk cpu0 R X14 0000000054206700 +11534 clk cpu0 IT (11498) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11534 clk cpu0 R X12 000000005420676E +11535 clk cpu0 IT (11499) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11535 clk cpu0 MW4 030457c4:0000008457c4_NS 5420676e +11535 clk cpu0 R X0 00000000030457C8 +11536 clk cpu0 IT (11500) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11536 clk cpu0 R X12 0000000065542067 +11537 clk cpu0 IT (11501) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11538 clk cpu0 IT (11502) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +11538 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +11538 clk cpu0 R X8 000000000004C040 +11538 clk cpu0 R X13 000000000A2E7473 +11539 clk cpu0 IT (11503) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +11539 clk cpu0 R X12 0000000000000065 +11540 clk cpu0 IT (11504) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +11540 clk cpu0 R X11 0000000000000003 +11541 clk cpu0 IT (11505) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +11541 clk cpu0 R cpsr 600003c0 +11542 clk cpu0 IT (11506) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +11542 clk cpu0 R X14 000000002E747300 +11543 clk cpu0 IT (11507) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +11543 clk cpu0 R X12 000000002E747365 +11544 clk cpu0 IT (11508) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +11544 clk cpu0 MW4 030457c8:0000008457c8_NS 2e747365 +11544 clk cpu0 R X0 00000000030457CC +11545 clk cpu0 IT (11509) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +11545 clk cpu0 R X12 000000000A2E7473 +11546 clk cpu0 IS (11510) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +11547 clk cpu0 IT (11511) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +11547 clk cpu0 R X2 0000000000000003 +11548 clk cpu0 IT (11512) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +11548 clk cpu0 R X9 0000000000000001 +11549 clk cpu0 IT (11513) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +11549 clk cpu0 R X8 000000000004C03F +11550 clk cpu0 IT (11514) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +11550 clk cpu0 R X1 000000000004C043 +11551 clk cpu0 IT (11515) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +11551 clk cpu0 R cpsr 200003c0 +11552 clk cpu0 IS (11516) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +11553 clk cpu0 IT (11517) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +11553 clk cpu0 MR1 0004c043:00001004c043_NS 0a +11553 clk cpu0 R X8 000000000000000A +11554 clk cpu0 IT (11518) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +11554 clk cpu0 MW1 030457cc:0000008457cc_NS 0a +11555 clk cpu0 IS (11519) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +11556 clk cpu0 IT (11520) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +11556 clk cpu0 MR1 0004c044:00001004c044_NS 00 +11556 clk cpu0 R X8 0000000000000000 +11557 clk cpu0 IT (11521) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +11557 clk cpu0 R cpsr 600003c0 +11558 clk cpu0 IT (11522) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +11558 clk cpu0 MW1 030457cd:0000008457cd_NS 00 +11559 clk cpu0 IS (11523) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +11560 clk cpu0 IT (11524) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +11560 clk cpu0 MR1 0004c045:00001004c045_NS 00 +11560 clk cpu0 R X8 0000000000000000 +11561 clk cpu0 IT (11525) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +11561 clk cpu0 MW1 030457ce:0000008457ce_NS 00 +11562 clk cpu0 IT (11526) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +11563 clk cpu0 IT (11527) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +11563 clk cpu0 R X0 0000000003045794 +11564 clk cpu0 IT (11528) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +11564 clk cpu0 MR8 03045780:000000845780_NS 00000000_03045860 +11564 clk cpu0 MR8 03045788:000000845788_NS 00000000_00092b80 +11564 clk cpu0 R SP_EL0 0000000003045790 +11564 clk cpu0 R X19 0000000003045860 +11564 clk cpu0 R X30 0000000000092B80 +11565 clk cpu0 IT (11529) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +11566 clk cpu0 IT (11530) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +11566 clk cpu0 R X22 000000000004C000 +11567 clk cpu0 IT (11531) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +11567 clk cpu0 R X23 000000000004C000 +11568 clk cpu0 IT (11532) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +11568 clk cpu0 R X26 0000000000000000 +11569 clk cpu0 IT (11533) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +11569 clk cpu0 R X21 0000000003029000 +11570 clk cpu0 IT (11534) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +11570 clk cpu0 R X22 000000000004C108 +11571 clk cpu0 IT (11535) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +11571 clk cpu0 R X23 000000000004C129 +11572 clk cpu0 IT (11536) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +11572 clk cpu0 R X24 0000000003041000 +11573 clk cpu0 IT (11537) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +11573 clk cpu0 R X25 0000000006216000 +11574 clk cpu0 IT (11538) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +11575 clk cpu0 IT (11539) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11575 clk cpu0 MR1 0004cfef:00001004cfef_NS 0a +11575 clk cpu0 R X8 000000000000000A +11575 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 007e ALLOC 0x00001004cfc0_NS +11575 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13f1 ALLOC 0x00001004cfc0_NS +11576 clk cpu0 IT (11540) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11576 clk cpu0 R cpsr 800003c0 +11577 clk cpu0 IS (11541) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11578 clk cpu0 IS (11542) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11579 clk cpu0 IT (11543) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11579 clk cpu0 R cpsr 000003c0 +11580 clk cpu0 IT (11544) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11581 clk cpu0 IT (11545) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11581 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11581 clk cpu0 R X9 0000000013000000 +11582 clk cpu0 IT (11546) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +11582 clk cpu0 R X27 000000000004CFEF +11583 clk cpu0 IT (11547) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +11583 clk cpu0 R X20 000000000004CFF0 +TUBE CPU0: +11584 clk cpu0 IT (11548) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +11584 clk cpu0 MW1 13000000:000013000000_NS 0a +11585 clk cpu0 IT (11549) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11585 clk cpu0 MR1 0004cff0:00001004cff0_NS 3e +11585 clk cpu0 R X8 000000000000003E +11586 clk cpu0 IT (11550) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11586 clk cpu0 R cpsr 200003c0 +11587 clk cpu0 IS (11551) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11588 clk cpu0 IS (11552) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11589 clk cpu0 IT (11553) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11589 clk cpu0 R cpsr 400003c0 +11590 clk cpu0 IS (11554) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11591 clk cpu0 IT (11555) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +11591 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +11591 clk cpu0 R X8 0000000000000000 +11592 clk cpu0 IT (11556) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +11592 clk cpu0 MR8 0004cff0:00001004cff0_NS 3a782555_50433e3e +11592 clk cpu0 R X0 3A78255550433E3E +11593 clk cpu0 IT (11557) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +11593 clk cpu0 R cpsr 800003c0 +11594 clk cpu0 IT (11558) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +11595 clk cpu0 IT (11559) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +11595 clk cpu0 R X27 0000000000000000 +11596 clk cpu0 IT (11560) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +11596 clk cpu0 R X28 000000000004CFF0 +11597 clk cpu0 IT (11561) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +11597 clk cpu0 R X8 00000000FFFFFFF8 +11598 clk cpu0 IT (11562) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11598 clk cpu0 R cpsr 000003c0 +11598 clk cpu0 R X9 000000000000003E +11599 clk cpu0 IS (11563) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11600 clk cpu0 IT (11564) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11600 clk cpu0 R cpsr 200003c0 +11601 clk cpu0 IS (11565) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11602 clk cpu0 IT (11566) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11602 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11602 clk cpu0 R X9 0000000013000000 +11603 clk cpu0 IT (11567) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11603 clk cpu0 R cpsr 800003c0 +11603 clk cpu0 R X8 00000000FFFFFFF9 +11604 clk cpu0 IT (11568) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11604 clk cpu0 MW1 13000000:000013000000_NS 3e +11605 clk cpu0 IT (11569) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11605 clk cpu0 R X0 003A78255550433E +11606 clk cpu0 IT (11570) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11607 clk cpu0 IT (11571) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11607 clk cpu0 R cpsr 000003c0 +11607 clk cpu0 R X9 000000000000003E +11608 clk cpu0 IS (11572) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11609 clk cpu0 IT (11573) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11609 clk cpu0 R cpsr 200003c0 +11610 clk cpu0 IS (11574) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11611 clk cpu0 IT (11575) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11611 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11611 clk cpu0 R X9 0000000013000000 +11612 clk cpu0 IT (11576) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11612 clk cpu0 R cpsr 800003c0 +11612 clk cpu0 R X8 00000000FFFFFFFA +11613 clk cpu0 IT (11577) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11613 clk cpu0 MW1 13000000:000013000000_NS 3e +11614 clk cpu0 IT (11578) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11614 clk cpu0 R X0 00003A7825555043 +11615 clk cpu0 IT (11579) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11616 clk cpu0 IT (11580) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11616 clk cpu0 R cpsr 000003c0 +11616 clk cpu0 R X9 0000000000000043 +11617 clk cpu0 IS (11581) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11618 clk cpu0 IT (11582) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11618 clk cpu0 R cpsr 200003c0 +11619 clk cpu0 IS (11583) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11620 clk cpu0 IT (11584) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11620 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11620 clk cpu0 R X9 0000000013000000 +11621 clk cpu0 IT (11585) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11621 clk cpu0 R cpsr 800003c0 +11621 clk cpu0 R X8 00000000FFFFFFFB +11622 clk cpu0 IT (11586) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11622 clk cpu0 MW1 13000000:000013000000_NS 43 +11623 clk cpu0 IT (11587) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11623 clk cpu0 R X0 0000003A78255550 +11624 clk cpu0 IT (11588) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11625 clk cpu0 IT (11589) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11625 clk cpu0 R cpsr 000003c0 +11625 clk cpu0 R X9 0000000000000050 +11626 clk cpu0 IS (11590) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11627 clk cpu0 IT (11591) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11627 clk cpu0 R cpsr 200003c0 +11628 clk cpu0 IS (11592) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11629 clk cpu0 IT (11593) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11629 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11629 clk cpu0 R X9 0000000013000000 +11630 clk cpu0 IT (11594) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11630 clk cpu0 R cpsr 800003c0 +11630 clk cpu0 R X8 00000000FFFFFFFC +11631 clk cpu0 IT (11595) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11631 clk cpu0 MW1 13000000:000013000000_NS 50 +11632 clk cpu0 IT (11596) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11632 clk cpu0 R X0 000000003A782555 +11633 clk cpu0 IT (11597) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11634 clk cpu0 IT (11598) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11634 clk cpu0 R cpsr 000003c0 +11634 clk cpu0 R X9 0000000000000055 +11635 clk cpu0 IS (11599) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11636 clk cpu0 IT (11600) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11636 clk cpu0 R cpsr 200003c0 +11637 clk cpu0 IS (11601) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11638 clk cpu0 IT (11602) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11638 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11638 clk cpu0 R X9 0000000013000000 +11639 clk cpu0 IT (11603) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11639 clk cpu0 R cpsr 800003c0 +11639 clk cpu0 R X8 00000000FFFFFFFD +11640 clk cpu0 IT (11604) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11640 clk cpu0 MW1 13000000:000013000000_NS 55 +11641 clk cpu0 IT (11605) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11641 clk cpu0 R X0 00000000003A7825 +11642 clk cpu0 IT (11606) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11643 clk cpu0 IT (11607) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11643 clk cpu0 R cpsr 000003c0 +11643 clk cpu0 R X9 0000000000000025 +11644 clk cpu0 IS (11608) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11645 clk cpu0 IT (11609) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11645 clk cpu0 R cpsr 600003c0 +11646 clk cpu0 IT (11610) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11647 clk cpu0 IT (11611) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +11647 clk cpu0 R X8 00000000FFFFFFFD +11648 clk cpu0 IT (11612) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +11648 clk cpu0 R X9 0000000000000004 +11649 clk cpu0 IT (11613) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +11649 clk cpu0 R X9 000000000004CFF4 +11650 clk cpu0 IT (11614) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +11650 clk cpu0 R cpsr 200003c0 +11651 clk cpu0 IT (11615) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +11651 clk cpu0 R X27 000000000004CFF4 +11652 clk cpu0 IT (11616) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11652 clk cpu0 R X20 000000000004CFF5 +11653 clk cpu0 IT (11617) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +11654 clk cpu0 IT (11618) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11654 clk cpu0 MR1 0004cff5:00001004cff5_NS 25 +11654 clk cpu0 R X8 0000000000000025 +11655 clk cpu0 IT (11619) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11655 clk cpu0 R cpsr 600003c0 +11656 clk cpu0 IT (11620) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11657 clk cpu0 IT (11621) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +11657 clk cpu0 MW4 03029734:000000829734_NS 00000000 +11658 clk cpu0 IT (11622) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +11658 clk cpu0 R X27 000000000004CFF5 +11659 clk cpu0 IT (11623) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +11659 clk cpu0 MR1 0004cff6:00001004cff6_NS 78 +11659 clk cpu0 R X27 000000000004CFF6 +11659 clk cpu0 R X28 0000000000000078 +11660 clk cpu0 IT (11624) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +11660 clk cpu0 R cpsr 200003c0 +11661 clk cpu0 IS (11625) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +11662 clk cpu0 IT (11626) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +11663 clk cpu0 IT (11627) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +11663 clk cpu0 R X8 0000000000000020 +11664 clk cpu0 IT (11628) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +11664 clk cpu0 R cpsr 600003c0 +11665 clk cpu0 IS (11629) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +11666 clk cpu0 IT (11630) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +11666 clk cpu0 R X9 0000000000092CE0 +11667 clk cpu0 IT (11631) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +11667 clk cpu0 MR1 0004c128:00001004c128_NS 00 +11667 clk cpu0 R X10 0000000000000000 +11668 clk cpu0 IT (11632) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +11668 clk cpu0 R X9 0000000000092CE0 +11669 clk cpu0 IT (11633) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +11669 clk cpu0 R cpsr 600007c0 +11670 clk cpu0 IT (11634) 00092ce0:000010092ce0_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +11670 clk cpu0 MR4 03045878:000000845878_NS ffffffd0 +11670 clk cpu0 R cpsr 600003c0 +11670 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +11671 clk cpu0 IS (11635) 00092ce4:000010092ce4_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92cf8 +11672 clk cpu0 IT (11636) 00092ce8:000010092ce8_NS 11002109 O EL0t_n : ADD w9,w8,#8 +11672 clk cpu0 R X9 00000000FFFFFFD8 +11673 clk cpu0 IT (11637) 00092cec:000010092cec_NS 7100013f O EL0t_n : CMP w9,#0 +11673 clk cpu0 R cpsr a00003c0 +11674 clk cpu0 IT (11638) 00092cf0:000010092cf0_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +11674 clk cpu0 MW4 03045878:000000845878_NS ffffffd8 +11675 clk cpu0 IT (11639) 00092cf4:000010092cf4_NS 54000cad O EL0t_n : B.LE 0x92e88 +11676 clk cpu0 IT (11640) 00092e88:000010092e88_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +11676 clk cpu0 MR8 03045868:000000845868_NS 00000000_03045860 +11676 clk cpu0 R X9 0000000003045860 +11677 clk cpu0 IT (11641) 00092e8c:000010092e8c_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +11677 clk cpu0 R X8 0000000003045830 +11678 clk cpu0 IT (11642) 00092e90:000010092e90_NS 17ffff9d O EL0t_n : B 0x92d04 +11679 clk cpu0 IT (11643) 00092d04:000010092d04_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +11679 clk cpu0 MR8 03045830:000000845830_NS 00000000_00000000 +11679 clk cpu0 R X0 0000000000000000 +11680 clk cpu0 IT (11644) 00092d08:000010092d08_NS 52800201 O EL0t_n : MOV w1,#0x10 +11680 clk cpu0 R X1 0000000000000010 +11681 clk cpu0 IT (11645) 00092d0c:000010092d0c_NS 94000a58 O EL0t_n : BL 0x9566c +11681 clk cpu0 R X30 0000000000092D10 +11682 clk cpu0 IT (11646) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +11682 clk cpu0 R SP_EL0 0000000003045770 +11683 clk cpu0 IT (11647) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +11683 clk cpu0 R X8 3030303030303030 +11684 clk cpu0 IT (11648) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +11684 clk cpu0 MW8 03045778:000000845778_NS 30303030_30303030 +11684 clk cpu0 MW8 03045780:000000845780_NS 30303030_30303030 +11684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ba ALLOC 0x000000845740_NS +11684 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ba DIRTY 0x000000845740_NS +11684 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000845740_NS +11684 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000845740_NS +11685 clk cpu0 IT (11649) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +11685 clk cpu0 MW4 03045788:000000845788_NS 30303030 +11686 clk cpu0 IT (11650) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +11687 clk cpu0 IT (11651) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +11687 clk cpu0 R X11 0000000000000000 +11688 clk cpu0 IT (11652) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +11688 clk cpu0 R X8 0000000003029000 +11689 clk cpu0 IT (11653) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +11689 clk cpu0 MR4 03029734:000000829734_NS 00000000 +11689 clk cpu0 R X8 0000000000000000 +11690 clk cpu0 IT (11654) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +11690 clk cpu0 R cpsr 600003c0 +11691 clk cpu0 IT (11655) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +11691 clk cpu0 R X8 0000000000000000 +11692 clk cpu0 IT (11656) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +11692 clk cpu0 R cpsr 800003c0 +11693 clk cpu0 IT (11657) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +11694 clk cpu0 IT (11658) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +11694 clk cpu0 R X9 0000000003045778 +11695 clk cpu0 IT (11659) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +11695 clk cpu0 R X10 0000000006216000 +11696 clk cpu0 IT (11660) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +11696 clk cpu0 MR1 03045778:000000845778_NS 30 +11696 clk cpu0 R X8 0000000000000030 +11697 clk cpu0 IT (11661) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +11697 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11697 clk cpu0 R X9 0000000013000000 +11698 clk cpu0 IT (11662) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +11698 clk cpu0 MW1 13000000:000013000000_NS 30 +11699 clk cpu0 IT (11663) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +11699 clk cpu0 R SP_EL0 0000000003045790 +11700 clk cpu0 IT (11664) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +11701 clk cpu0 IT (11665) 00092d10:000010092d10_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11701 clk cpu0 R X20 000000000004CFF7 +11702 clk cpu0 IT (11666) 00092d14:000010092d14_NS 17ffffa8 O EL0t_n : B 0x92bb4 +11703 clk cpu0 IT (11667) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11703 clk cpu0 MR1 0004cff7:00001004cff7_NS 3a +11703 clk cpu0 R X8 000000000000003A +11704 clk cpu0 IT (11668) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11704 clk cpu0 R cpsr 200003c0 +11705 clk cpu0 IS (11669) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11706 clk cpu0 IS (11670) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11707 clk cpu0 IT (11671) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11707 clk cpu0 R cpsr 000003c0 +11708 clk cpu0 IT (11672) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11709 clk cpu0 IT (11673) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11709 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11709 clk cpu0 R X9 0000000013000000 +11710 clk cpu0 IT (11674) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +11710 clk cpu0 R X27 000000000004CFF7 +11711 clk cpu0 IT (11675) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +11711 clk cpu0 R X20 000000000004CFF8 +11712 clk cpu0 IT (11676) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +11712 clk cpu0 MW1 13000000:000013000000_NS 3a +11713 clk cpu0 IT (11677) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11713 clk cpu0 MR1 0004cff8:00001004cff8_NS 20 +11713 clk cpu0 R X8 0000000000000020 +11714 clk cpu0 IT (11678) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11714 clk cpu0 R cpsr 800003c0 +11715 clk cpu0 IS (11679) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11716 clk cpu0 IS (11680) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11717 clk cpu0 IT (11681) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11717 clk cpu0 R cpsr 400003c0 +11718 clk cpu0 IS (11682) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11719 clk cpu0 IT (11683) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +11719 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +11719 clk cpu0 R X8 0000000000000000 +11720 clk cpu0 IT (11684) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +11720 clk cpu0 MR8 0004cff8:00001004cff8_NS 64255f54_52415020 +11720 clk cpu0 R X0 64255F5452415020 +11721 clk cpu0 IT (11685) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +11721 clk cpu0 R cpsr 800003c0 +11722 clk cpu0 IT (11686) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +11723 clk cpu0 IT (11687) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +11723 clk cpu0 R X27 0000000000000000 +11724 clk cpu0 IT (11688) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +11724 clk cpu0 R X28 000000000004CFF8 +11725 clk cpu0 IT (11689) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +11725 clk cpu0 R X8 00000000FFFFFFF8 +11726 clk cpu0 IT (11690) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11726 clk cpu0 R cpsr 000003c0 +11726 clk cpu0 R X9 0000000000000020 +11727 clk cpu0 IS (11691) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11728 clk cpu0 IT (11692) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11728 clk cpu0 R cpsr 800003c0 +11729 clk cpu0 IS (11693) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11730 clk cpu0 IT (11694) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11730 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11730 clk cpu0 R X9 0000000013000000 +11731 clk cpu0 IT (11695) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11731 clk cpu0 R cpsr 800003c0 +11731 clk cpu0 R X8 00000000FFFFFFF9 +11732 clk cpu0 IT (11696) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11732 clk cpu0 MW1 13000000:000013000000_NS 20 +11733 clk cpu0 IT (11697) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11733 clk cpu0 R X0 0064255F54524150 +11734 clk cpu0 IT (11698) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11735 clk cpu0 IT (11699) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11735 clk cpu0 R cpsr 000003c0 +11735 clk cpu0 R X9 0000000000000050 +11736 clk cpu0 IS (11700) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11737 clk cpu0 IT (11701) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11737 clk cpu0 R cpsr 200003c0 +11738 clk cpu0 IS (11702) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11739 clk cpu0 IT (11703) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11739 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11739 clk cpu0 R X9 0000000013000000 +11740 clk cpu0 IT (11704) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11740 clk cpu0 R cpsr 800003c0 +11740 clk cpu0 R X8 00000000FFFFFFFA +11741 clk cpu0 IT (11705) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11741 clk cpu0 MW1 13000000:000013000000_NS 50 +11742 clk cpu0 IT (11706) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11742 clk cpu0 R X0 000064255F545241 +11743 clk cpu0 IT (11707) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11744 clk cpu0 IT (11708) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11744 clk cpu0 R cpsr 000003c0 +11744 clk cpu0 R X9 0000000000000041 +11745 clk cpu0 IS (11709) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11746 clk cpu0 IT (11710) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11746 clk cpu0 R cpsr 200003c0 +11747 clk cpu0 IS (11711) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11748 clk cpu0 IT (11712) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11748 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11748 clk cpu0 R X9 0000000013000000 +11749 clk cpu0 IT (11713) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11749 clk cpu0 R cpsr 800003c0 +11749 clk cpu0 R X8 00000000FFFFFFFB +11750 clk cpu0 IT (11714) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11750 clk cpu0 MW1 13000000:000013000000_NS 41 +11751 clk cpu0 IT (11715) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11751 clk cpu0 R X0 00000064255F5452 +11752 clk cpu0 IT (11716) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11753 clk cpu0 IT (11717) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11753 clk cpu0 R cpsr 000003c0 +11753 clk cpu0 R X9 0000000000000052 +11754 clk cpu0 IS (11718) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11755 clk cpu0 IT (11719) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11755 clk cpu0 R cpsr 200003c0 +11756 clk cpu0 IS (11720) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11757 clk cpu0 IT (11721) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11757 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11757 clk cpu0 R X9 0000000013000000 +11758 clk cpu0 IT (11722) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11758 clk cpu0 R cpsr 800003c0 +11758 clk cpu0 R X8 00000000FFFFFFFC +11759 clk cpu0 IT (11723) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11759 clk cpu0 MW1 13000000:000013000000_NS 52 +11760 clk cpu0 IT (11724) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11760 clk cpu0 R X0 0000000064255F54 +11761 clk cpu0 IT (11725) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11762 clk cpu0 IT (11726) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11762 clk cpu0 R cpsr 000003c0 +11762 clk cpu0 R X9 0000000000000054 +11763 clk cpu0 IS (11727) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11764 clk cpu0 IT (11728) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11764 clk cpu0 R cpsr 200003c0 +11765 clk cpu0 IS (11729) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11766 clk cpu0 IT (11730) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11766 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11766 clk cpu0 R X9 0000000013000000 +11767 clk cpu0 IT (11731) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11767 clk cpu0 R cpsr 800003c0 +11767 clk cpu0 R X8 00000000FFFFFFFD +11768 clk cpu0 IT (11732) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11768 clk cpu0 MW1 13000000:000013000000_NS 54 +11769 clk cpu0 IT (11733) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11769 clk cpu0 R X0 000000000064255F +11770 clk cpu0 IT (11734) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11771 clk cpu0 IT (11735) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11771 clk cpu0 R cpsr 000003c0 +11771 clk cpu0 R X9 000000000000005F +11772 clk cpu0 IS (11736) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11773 clk cpu0 IT (11737) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11773 clk cpu0 R cpsr 200003c0 +11774 clk cpu0 IS (11738) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11775 clk cpu0 IT (11739) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11775 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11775 clk cpu0 R X9 0000000013000000 +11776 clk cpu0 IT (11740) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11776 clk cpu0 R cpsr 800003c0 +11776 clk cpu0 R X8 00000000FFFFFFFE +11777 clk cpu0 IT (11741) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11777 clk cpu0 MW1 13000000:000013000000_NS 5f +11778 clk cpu0 IT (11742) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11778 clk cpu0 R X0 0000000000006425 +11779 clk cpu0 IT (11743) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11780 clk cpu0 IT (11744) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11780 clk cpu0 R cpsr 000003c0 +11780 clk cpu0 R X9 0000000000000025 +11781 clk cpu0 IS (11745) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11782 clk cpu0 IT (11746) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11782 clk cpu0 R cpsr 600003c0 +11783 clk cpu0 IT (11747) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11784 clk cpu0 IT (11748) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +11784 clk cpu0 R X8 00000000FFFFFFFE +11785 clk cpu0 IT (11749) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +11785 clk cpu0 R X9 0000000000000005 +11786 clk cpu0 IT (11750) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +11786 clk cpu0 R X9 000000000004CFFD +11787 clk cpu0 IT (11751) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +11787 clk cpu0 R cpsr 200003c0 +11788 clk cpu0 IT (11752) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +11788 clk cpu0 R X27 000000000004CFFD +11789 clk cpu0 IT (11753) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11789 clk cpu0 R X20 000000000004CFFE +11790 clk cpu0 IT (11754) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +11791 clk cpu0 IT (11755) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11791 clk cpu0 MR1 0004cffe:00001004cffe_NS 25 +11791 clk cpu0 R X8 0000000000000025 +11792 clk cpu0 IT (11756) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11792 clk cpu0 R cpsr 600003c0 +11793 clk cpu0 IT (11757) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11794 clk cpu0 IT (11758) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +11794 clk cpu0 MW4 03029734:000000829734_NS 00000000 +11795 clk cpu0 IT (11759) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +11795 clk cpu0 R X27 000000000004CFFE +11796 clk cpu0 IT (11760) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +11796 clk cpu0 MR1 0004cfff:00001004cfff_NS 64 +11796 clk cpu0 R X27 000000000004CFFF +11796 clk cpu0 R X28 0000000000000064 +11797 clk cpu0 IT (11761) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +11797 clk cpu0 R cpsr 200003c0 +11798 clk cpu0 IS (11762) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +11799 clk cpu0 IT (11763) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +11800 clk cpu0 IT (11764) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +11800 clk cpu0 R X8 000000000000000C +11801 clk cpu0 IT (11765) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +11801 clk cpu0 R cpsr 800003c0 +11802 clk cpu0 IS (11766) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +11803 clk cpu0 IT (11767) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +11803 clk cpu0 R X9 0000000000092CE0 +11804 clk cpu0 IT (11768) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +11804 clk cpu0 MR1 0004c114:00001004c114_NS 0e +11804 clk cpu0 R X10 000000000000000E +11805 clk cpu0 IT (11769) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +11805 clk cpu0 R X9 0000000000092D18 +11806 clk cpu0 IT (11770) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +11806 clk cpu0 R cpsr 800007c0 +11807 clk cpu0 IT (11771) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +11807 clk cpu0 MR4 03045878:000000845878_NS ffffffd8 +11807 clk cpu0 R cpsr 800003c0 +11807 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +11808 clk cpu0 IS (11772) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +11809 clk cpu0 IT (11773) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +11809 clk cpu0 R X9 00000000FFFFFFE0 +11810 clk cpu0 IT (11774) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +11810 clk cpu0 R cpsr a00003c0 +11811 clk cpu0 IT (11775) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +11811 clk cpu0 MW4 03045878:000000845878_NS ffffffe0 +11812 clk cpu0 IT (11776) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +11813 clk cpu0 IT (11777) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +11813 clk cpu0 MR8 03045868:000000845868_NS 00000000_03045860 +11813 clk cpu0 R X9 0000000003045860 +11814 clk cpu0 IT (11778) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +11814 clk cpu0 R X8 0000000003045838 +11815 clk cpu0 IT (11779) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +11816 clk cpu0 IT (11780) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +11816 clk cpu0 MR8 03045838:000000845838_NS 00000000_00000001 +11816 clk cpu0 R X0 0000000000000001 +11817 clk cpu0 IT (11781) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +11817 clk cpu0 R X1 000000000000000A +11818 clk cpu0 IT (11782) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +11818 clk cpu0 R X30 0000000000092D48 +11819 clk cpu0 IT (11783) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +11819 clk cpu0 R SP_EL0 0000000003045770 +11820 clk cpu0 IT (11784) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +11820 clk cpu0 R X8 3030303030303030 +11821 clk cpu0 IT (11785) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +11821 clk cpu0 MW8 03045778:000000845778_NS 30303030_30303030 +11821 clk cpu0 MW8 03045780:000000845780_NS 30303030_30303030 +11822 clk cpu0 IT (11786) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +11822 clk cpu0 MW4 03045788:000000845788_NS 30303030 +11823 clk cpu0 IS (11787) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +11824 clk cpu0 IT (11788) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +11824 clk cpu0 R X11 0000000000000000 +11825 clk cpu0 IT (11789) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +11825 clk cpu0 R X8 000000000000000A +11826 clk cpu0 IT (11790) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +11826 clk cpu0 R X9 0000000000000101 +11827 clk cpu0 IT (11791) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +11827 clk cpu0 R X10 0000000003045778 +11828 clk cpu0 IT (11792) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +11828 clk cpu0 R X12 0000000000000000 +11829 clk cpu0 IT (11793) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +11829 clk cpu0 R X13 0000000000000001 +11830 clk cpu0 IT (11794) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +11830 clk cpu0 R cpsr 800003c0 +11831 clk cpu0 IT (11795) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +11831 clk cpu0 R X14 0000000000000000 +11832 clk cpu0 IT (11796) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +11832 clk cpu0 R X13 0000000000000001 +11833 clk cpu0 IT (11797) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +11833 clk cpu0 R X13 0000000000000031 +11834 clk cpu0 IT (11798) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +11834 clk cpu0 R cpsr 800003c0 +11835 clk cpu0 IT (11799) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +11835 clk cpu0 MW1 03045778:000000845778_NS 31 +11836 clk cpu0 IT (11800) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +11836 clk cpu0 R X11 0000000000000001 +11837 clk cpu0 IT (11801) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +11837 clk cpu0 R X0 0000000000000000 +11838 clk cpu0 IS (11802) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +11839 clk cpu0 IT (11803) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +11840 clk cpu0 IT (11804) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +11840 clk cpu0 R X8 0000000003029000 +11841 clk cpu0 IT (11805) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +11841 clk cpu0 MR4 03029734:000000829734_NS 00000000 +11841 clk cpu0 R X8 0000000000000000 +11842 clk cpu0 IT (11806) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +11842 clk cpu0 R cpsr 800003c0 +11843 clk cpu0 IT (11807) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +11843 clk cpu0 R X8 0000000000000001 +11844 clk cpu0 IT (11808) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +11844 clk cpu0 R cpsr 600003c0 +11845 clk cpu0 IS (11809) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +11846 clk cpu0 IT (11810) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +11846 clk cpu0 R X9 0000000003045778 +11847 clk cpu0 IT (11811) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +11847 clk cpu0 R X8 0000000000000001 +11848 clk cpu0 IT (11812) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +11848 clk cpu0 R X9 0000000003045777 +11849 clk cpu0 IT (11813) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +11849 clk cpu0 R X10 0000000006216000 +11850 clk cpu0 IT (11814) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +11850 clk cpu0 MR1 03045778:000000845778_NS 31 +11850 clk cpu0 R X11 0000000000000031 +11851 clk cpu0 IT (11815) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +11851 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11851 clk cpu0 R X12 0000000013000000 +11852 clk cpu0 IT (11816) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +11852 clk cpu0 R X8 0000000000000000 +11853 clk cpu0 IT (11817) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +11853 clk cpu0 R cpsr 600003c0 +11854 clk cpu0 IT (11818) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +11854 clk cpu0 MW1 13000000:000013000000_NS 31 +11855 clk cpu0 IS (11819) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +11856 clk cpu0 IT (11820) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +11856 clk cpu0 R SP_EL0 0000000003045790 +11857 clk cpu0 IT (11821) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +11858 clk cpu0 IT (11822) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11858 clk cpu0 R X20 000000000004D000 +11859 clk cpu0 IT (11823) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +11860 clk cpu0 IT (11824) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11860 clk cpu0 MR1 0004d000:00001004d000_NS 20 +11860 clk cpu0 R X8 0000000000000020 +11861 clk cpu0 IT (11825) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11861 clk cpu0 R cpsr 800003c0 +11862 clk cpu0 IS (11826) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11863 clk cpu0 IS (11827) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11864 clk cpu0 IT (11828) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +11864 clk cpu0 R cpsr 400003c0 +11865 clk cpu0 IS (11829) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +11866 clk cpu0 IT (11830) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +11866 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +11866 clk cpu0 R X8 0000000000000000 +11867 clk cpu0 IT (11831) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +11867 clk cpu0 MR8 0004d000:00001004d000_NS 3e000a53_53415020 +11867 clk cpu0 R X0 3E000A5353415020 +11868 clk cpu0 IT (11832) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +11868 clk cpu0 R cpsr 800003c0 +11869 clk cpu0 IT (11833) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +11870 clk cpu0 IT (11834) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +11870 clk cpu0 R X27 0000000000000000 +11871 clk cpu0 IT (11835) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +11871 clk cpu0 R X28 000000000004D000 +11872 clk cpu0 IT (11836) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +11872 clk cpu0 R X8 00000000FFFFFFF8 +11873 clk cpu0 IT (11837) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11873 clk cpu0 R cpsr 000003c0 +11873 clk cpu0 R X9 0000000000000020 +11874 clk cpu0 IS (11838) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11875 clk cpu0 IT (11839) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11875 clk cpu0 R cpsr 800003c0 +11876 clk cpu0 IS (11840) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11877 clk cpu0 IT (11841) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11877 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11877 clk cpu0 R X9 0000000013000000 +11878 clk cpu0 IT (11842) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11878 clk cpu0 R cpsr 800003c0 +11878 clk cpu0 R X8 00000000FFFFFFF9 +11879 clk cpu0 IT (11843) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11879 clk cpu0 MW1 13000000:000013000000_NS 20 +11880 clk cpu0 IT (11844) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11880 clk cpu0 R X0 003E000A53534150 +11881 clk cpu0 IT (11845) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11882 clk cpu0 IT (11846) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11882 clk cpu0 R cpsr 000003c0 +11882 clk cpu0 R X9 0000000000000050 +11883 clk cpu0 IS (11847) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11884 clk cpu0 IT (11848) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11884 clk cpu0 R cpsr 200003c0 +11885 clk cpu0 IS (11849) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11886 clk cpu0 IT (11850) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11886 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11886 clk cpu0 R X9 0000000013000000 +11887 clk cpu0 IT (11851) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11887 clk cpu0 R cpsr 800003c0 +11887 clk cpu0 R X8 00000000FFFFFFFA +11888 clk cpu0 IT (11852) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11888 clk cpu0 MW1 13000000:000013000000_NS 50 +11889 clk cpu0 IT (11853) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11889 clk cpu0 R X0 00003E000A535341 +11890 clk cpu0 IT (11854) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11891 clk cpu0 IT (11855) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11891 clk cpu0 R cpsr 000003c0 +11891 clk cpu0 R X9 0000000000000041 +11892 clk cpu0 IS (11856) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11893 clk cpu0 IT (11857) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11893 clk cpu0 R cpsr 200003c0 +11894 clk cpu0 IS (11858) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11895 clk cpu0 IT (11859) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11895 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11895 clk cpu0 R X9 0000000013000000 +11896 clk cpu0 IT (11860) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11896 clk cpu0 R cpsr 800003c0 +11896 clk cpu0 R X8 00000000FFFFFFFB +11897 clk cpu0 IT (11861) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11897 clk cpu0 MW1 13000000:000013000000_NS 41 +11898 clk cpu0 IT (11862) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11898 clk cpu0 R X0 0000003E000A5353 +11899 clk cpu0 IT (11863) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11900 clk cpu0 IT (11864) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11900 clk cpu0 R cpsr 000003c0 +11900 clk cpu0 R X9 0000000000000053 +11901 clk cpu0 IS (11865) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11902 clk cpu0 IT (11866) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11902 clk cpu0 R cpsr 200003c0 +11903 clk cpu0 IS (11867) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11904 clk cpu0 IT (11868) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11904 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11904 clk cpu0 R X9 0000000013000000 +11905 clk cpu0 IT (11869) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11905 clk cpu0 R cpsr 800003c0 +11905 clk cpu0 R X8 00000000FFFFFFFC +11906 clk cpu0 IT (11870) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11906 clk cpu0 MW1 13000000:000013000000_NS 53 +11907 clk cpu0 IT (11871) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11907 clk cpu0 R X0 000000003E000A53 +11908 clk cpu0 IT (11872) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11909 clk cpu0 IT (11873) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11909 clk cpu0 R cpsr 000003c0 +11909 clk cpu0 R X9 0000000000000053 +11910 clk cpu0 IS (11874) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11911 clk cpu0 IT (11875) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11911 clk cpu0 R cpsr 200003c0 +11912 clk cpu0 IS (11876) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11913 clk cpu0 IT (11877) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11913 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11913 clk cpu0 R X9 0000000013000000 +11914 clk cpu0 IT (11878) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11914 clk cpu0 R cpsr 800003c0 +11914 clk cpu0 R X8 00000000FFFFFFFD +11915 clk cpu0 IT (11879) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11915 clk cpu0 MW1 13000000:000013000000_NS 53 +11916 clk cpu0 IT (11880) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11916 clk cpu0 R X0 00000000003E000A +11917 clk cpu0 IT (11881) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11918 clk cpu0 IT (11882) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11918 clk cpu0 R cpsr 000003c0 +11918 clk cpu0 R X9 000000000000000A +11919 clk cpu0 IS (11883) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11920 clk cpu0 IT (11884) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +11920 clk cpu0 R cpsr 800003c0 +11921 clk cpu0 IS (11885) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +11922 clk cpu0 IT (11886) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +11922 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +11922 clk cpu0 R X9 0000000013000000 +11923 clk cpu0 IT (11887) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +11923 clk cpu0 R cpsr 800003c0 +11923 clk cpu0 R X8 00000000FFFFFFFE +TUBE CPU0: >>CPU0: PART_1 PASS +11924 clk cpu0 IT (11888) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +11924 clk cpu0 MW1 13000000:000013000000_NS 0a +11925 clk cpu0 IT (11889) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +11925 clk cpu0 R X0 0000000000003E00 +11926 clk cpu0 IT (11890) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +11927 clk cpu0 IT (11891) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +11927 clk cpu0 R cpsr 400003c0 +11927 clk cpu0 R X9 0000000000000000 +11928 clk cpu0 IT (11892) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +11929 clk cpu0 IT (11893) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +11929 clk cpu0 R X8 00000000FFFFFFFE +11930 clk cpu0 IT (11894) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +11930 clk cpu0 R X9 0000000000000005 +11931 clk cpu0 IT (11895) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +11931 clk cpu0 R X9 000000000004D005 +11932 clk cpu0 IT (11896) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +11932 clk cpu0 R cpsr 200003c0 +11933 clk cpu0 IT (11897) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +11933 clk cpu0 R X27 000000000004D005 +11934 clk cpu0 IT (11898) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +11934 clk cpu0 R X20 000000000004D006 +11935 clk cpu0 IT (11899) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +11936 clk cpu0 IT (11900) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +11936 clk cpu0 MR1 0004d006:00001004d006_NS 00 +11936 clk cpu0 R X8 0000000000000000 +11937 clk cpu0 IT (11901) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +11937 clk cpu0 R cpsr 800003c0 +11938 clk cpu0 IS (11902) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +11939 clk cpu0 IT (11903) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +11940 clk cpu0 IT (11904) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +11941 clk cpu0 IT (11905) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +11941 clk cpu0 MR8 03045820:000000845820_NS 00000000_0004cfef +11941 clk cpu0 MR8 03045828:000000845828_NS 00000000_0009c560 +11941 clk cpu0 R X19 000000000004CFEF +11941 clk cpu0 R X30 000000000009C560 +11942 clk cpu0 IT (11906) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +11942 clk cpu0 MR8 03045810:000000845810_NS 00000000_00000000 +11942 clk cpu0 MR8 03045818:000000845818_NS 00000000_03008528 +11942 clk cpu0 R X20 0000000003008528 +11942 clk cpu0 R X21 0000000000000000 +11943 clk cpu0 IT (11907) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +11943 clk cpu0 MR8 03045800:000000845800_NS 00000000_06216000 +11943 clk cpu0 MR8 03045808:000000845808_NS 00000000_03029000 +11943 clk cpu0 R X22 0000000003029000 +11943 clk cpu0 R X23 0000000006216000 +11944 clk cpu0 IT (11908) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +11944 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_00000000 +11944 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0620e000 +11944 clk cpu0 R X24 000000000620E000 +11944 clk cpu0 R X25 0000000000000000 +11945 clk cpu0 IT (11909) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +11945 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +11945 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_00000000 +11945 clk cpu0 R X26 0000000000000000 +11945 clk cpu0 R X27 0000000000000000 +11946 clk cpu0 IT (11910) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +11946 clk cpu0 MR8 030457d0:0000008457d0_NS ff7fff7f_ff7fff7f +11946 clk cpu0 R X28 FF7FFF7FFF7FFF7F +11947 clk cpu0 IT (11911) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +11947 clk cpu0 R SP_EL0 0000000003045830 +11948 clk cpu0 IT (11912) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +11949 clk cpu0 IT (11913) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +11949 clk cpu0 R X0 0000000000000001 +11950 clk cpu0 IT (11914) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +11950 clk cpu0 R X1 0000000000000000 +11951 clk cpu0 IT (11915) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +11951 clk cpu0 R X2 0000000000000000 +11952 clk cpu0 IT (11916) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +11953 clk cpu0 IT (11917) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +11954 clk cpu0 IT (11918) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +11954 clk cpu0 R X0 0000000003008528 +11955 clk cpu0 IT (11919) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +11955 clk cpu0 R X30 000000000009C57C +11956 clk cpu0 IT (11920) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +11957 clk cpu0 IT (11921) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +11957 clk cpu0 R X8 0000000006216000 +11958 clk cpu0 IT (11922) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +11958 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +11958 clk cpu0 R X8 0000000000000001 +11959 clk cpu0 IT (11923) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +11959 clk cpu0 R cpsr 800003c0 +11960 clk cpu0 IT (11924) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +11961 clk cpu0 IT (11925) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +11962 clk cpu0 IT (11926) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +11962 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_60000000 +11962 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_0009aef4 +11962 clk cpu0 R X19 0000000060000000 +11962 clk cpu0 R X30 000000000009AEF4 +11963 clk cpu0 IT (11927) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +11963 clk cpu0 MR8 030458a0:0000008458a0_NS 00000000_00000001 +11963 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_00000000 +11963 clk cpu0 R X20 0000000000000000 +11963 clk cpu0 R X21 0000000000000001 +11964 clk cpu0 IT (11928) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +11964 clk cpu0 R SP_EL0 00000000030458C0 +11965 clk cpu0 IT (11929) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +11966 clk cpu0 IT (11930) 0009aef4:00001009aef4_NS 14000007 O EL0t_n : B 0x9af10 +11966 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0179 ALLOC 0x00001009af00_NS +11966 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0bc0 ALLOC 0x00001009af00_NS +11967 clk cpu0 IT (11931) 0009af10:00001009af10_NS 52800188 O EL0t_n : MOV w8,#0xc +11967 clk cpu0 R X8 000000000000000C +11968 clk cpu0 IT (11932) 0009af14:00001009af14_NS 52900609 O EL0t_n : MOV w9,#0x8030 +11968 clk cpu0 R X9 0000000000008030 +11969 clk cpu0 IT (11933) 0009af18:00001009af18_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +11969 clk cpu0 R X8 000000000620E000 +11970 clk cpu0 IT (11934) 0009af1c:00001009af1c_NS 2a1f03f9 O EL0t_n : MOV w25,wzr +11970 clk cpu0 R X25 0000000000000000 +11971 clk cpu0 IT (11935) 0009af20:00001009af20_NS 2a1f03fa O EL0t_n : MOV w26,wzr +11971 clk cpu0 R X26 0000000000000000 +11972 clk cpu0 IT (11936) 0009af24:00001009af24_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +11972 clk cpu0 R X8 0000000006216030 +11973 clk cpu0 IT (11937) 0009af28:00001009af28_NS 5280003b O EL0t_n : MOV w27,#1 +11973 clk cpu0 R X27 0000000000000001 +11974 clk cpu0 IT (11938) 0009af2c:00001009af2c_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +11974 clk cpu0 MR4 06216030:000015216030_NS 00000000 +11974 clk cpu0 R X9 0000000000000000 +11975 clk cpu0 IT (11939) 0009af30:00001009af30_NS 11000529 O EL0t_n : ADD w9,w9,#1 +11975 clk cpu0 R X9 0000000000000001 +11976 clk cpu0 IT (11940) 0009af34:00001009af34_NS b9000109 O EL0t_n : STR w9,[x8,#0] +11976 clk cpu0 MW4 06216030:000015216030_NS 00000001 +11977 clk cpu0 IT (11941) 0009af38:00001009af38_NS b940fae8 O EL0t_n : LDR w8,[x23,#0xf8] +11977 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +11977 clk cpu0 R X8 0000000000000003 +11978 clk cpu0 IT (11942) 0009af3c:00001009af3c_NS 35000328 O EL0t_n : CBNZ w8,0x9afa0 +11978 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017c INVAL 0x000010092f80 +11978 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017c ALLOC 0x00001009af80_NS +11978 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0be2 ALLOC 0x00001009af80_NS +11979 clk cpu0 IT (11943) 0009afa0:00001009afa0_NS 90030bf4 O EL0t_n : ADRP x20,0x6216fa0 +11979 clk cpu0 R X20 0000000006216000 +11980 clk cpu0 IT (11944) 0009afa4:00001009afa4_NS 91012294 O EL0t_n : ADD x20,x20,#0x48 +11980 clk cpu0 R X20 0000000006216048 +11981 clk cpu0 IT (11945) 0009afa8:00001009afa8_NS 91016a80 O EL0t_n : ADD x0,x20,#0x5a +11981 clk cpu0 R X0 00000000062160A2 +11982 clk cpu0 IT (11946) 0009afac:00001009afac_NS 97fff66c O EL0t_n : BL 0x9895c +11982 clk cpu0 R X30 000000000009AFB0 +11983 clk cpu0 IT (11947) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +11983 clk cpu0 R X8 0000000006216000 +11984 clk cpu0 IT (11948) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +11984 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +11984 clk cpu0 R X8 0000000000000001 +11985 clk cpu0 IT (11949) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +11985 clk cpu0 R cpsr 800003c0 +11986 clk cpu0 IT (11950) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +11987 clk cpu0 IT (11951) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +11988 clk cpu0 IT (11952) 0009afb0:00001009afb0_NS b9400288 O EL0t_n : LDR w8,[x20,#0] +11988 clk cpu0 MR4 06216048:000015216048_NS 00000003 +11988 clk cpu0 R X8 0000000000000003 +11989 clk cpu0 IS (11953) 0009afb4:00001009afb4_NS 34000348 O EL0t_n : CBZ w8,0x9b01c +11990 clk cpu0 IS (11954) 0009afb8:00001009afb8_NS 3400013b O EL0t_n : CBZ w27,0x9afdc +11991 clk cpu0 IT (11955) 0009afbc:00001009afbc_NS 7100051f O EL0t_n : CMP w8,#1 +11991 clk cpu0 R cpsr 200003c0 +11991 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017e ALLOC 0x00001009afc0_NS +11991 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0bf0 ALLOC 0x00001009afc0_NS +11992 clk cpu0 IS (11956) 0009afc0:00001009afc0_NS 54000200 O EL0t_n : B.EQ 0x9b000 +11993 clk cpu0 IT (11957) 0009afc4:00001009afc4_NS 71000d1f O EL0t_n : CMP w8,#3 +11993 clk cpu0 R cpsr 600003c0 +11994 clk cpu0 IS (11958) 0009afc8:00001009afc8_NS 540002a1 O EL0t_n : B.NE 0x9b01c +11995 clk cpu0 IT (11959) 0009afcc:00001009afcc_NS 90030be8 O EL0t_n : ADRP x8,0x6216fcc +11995 clk cpu0 R X8 0000000006216000 +11996 clk cpu0 IT (11960) 0009afd0:00001009afd0_NS 52800089 O EL0t_n : MOV w9,#4 +11996 clk cpu0 R X9 0000000000000004 +11997 clk cpu0 IT (11961) 0009afd4:00001009afd4_NS b9004909 O EL0t_n : STR w9,[x8,#0x48] +11997 clk cpu0 MW4 06216048:000015216048_NS 00000004 +11998 clk cpu0 IT (11962) 0009afd8:00001009afd8_NS 14000011 O EL0t_n : B 0x9b01c +11998 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0180 ALLOC 0x00001009b000_NS +11998 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c02 ALLOC 0x00001009b000_NS +11999 clk cpu0 IT (11963) 0009b01c:00001009b01c_NS f0030bc0 O EL0t_n : ADRP x0,0x621601c +11999 clk cpu0 R X0 0000000006216000 +12000 clk cpu0 IT (11964) 0009b020:00001009b020_NS 91028800 O EL0t_n : ADD x0,x0,#0xa2 +12000 clk cpu0 R X0 00000000062160A2 +12001 clk cpu0 IT (11965) 0009b024:00001009b024_NS 94000285 O EL0t_n : BL 0x9ba38 +12001 clk cpu0 R X30 000000000009B028 +12002 clk cpu0 IT (11966) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +12003 clk cpu0 IT (11967) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +12003 clk cpu0 R X8 0000000006216000 +12004 clk cpu0 IT (11968) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +12004 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +12004 clk cpu0 R X8 0000000000000001 +12005 clk cpu0 IT (11969) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +12005 clk cpu0 R cpsr 800003c0 +12006 clk cpu0 IT (11970) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +12007 clk cpu0 IT (11971) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +12008 clk cpu0 IT (11972) 0009b028:00001009b028_NS 2a1303e0 O EL0t_n : MOV w0,w19 +12008 clk cpu0 R X0 0000000060000000 +12009 clk cpu0 IT (11973) 0009b02c:00001009b02c_NS a9447bf3 O EL0t_n : LDP x19,x30,[sp,#0x40] +12009 clk cpu0 MR8 03045900:000000845900_NS 001fffff_fffffc00 +12009 clk cpu0 MR8 03045908:000000845908_NS 00000000_01000184 +12009 clk cpu0 R X19 001FFFFFFFFFFC00 +12009 clk cpu0 R X30 0000000001000184 +12010 clk cpu0 IT (11974) 0009b030:00001009b030_NS a94353f5 O EL0t_n : LDP x21,x20,[sp,#0x30] +12010 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00018 +12010 clk cpu0 MR8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +12010 clk cpu0 R X20 3FFC00003FFC0000 +12010 clk cpu0 R X21 0000000002F00018 +12011 clk cpu0 IT (11975) 0009b034:00001009b034_NS a9425bf7 O EL0t_n : LDP x23,x22,[sp,#0x20] +12011 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +12011 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_a0000000 +12011 clk cpu0 R X22 00000000A0000000 +12011 clk cpu0 R X23 0000000000000000 +12012 clk cpu0 IT (11976) 0009b038:00001009b038_NS a94163f9 O EL0t_n : LDP x25,x24,[sp,#0x10] +12012 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_0000003c +12012 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_00007c00 +12012 clk cpu0 R X24 0000000000007C00 +12012 clk cpu0 R X25 000000000000003C +12013 clk cpu0 IT (11977) 0009b03c:00001009b03c_NS a8c56bfb O EL0t_n : LDP x27,x26,[sp],#0x50 +12013 clk cpu0 MR8 030458c0:0000008458c0_NS 00010001_00010001 +12013 clk cpu0 MR8 030458c8:0000008458c8_NS ffe000ff_ffe000ff +12013 clk cpu0 R SP_EL0 0000000003045910 +12013 clk cpu0 R X26 FFE000FFFFE000FF +12013 clk cpu0 R X27 0001000100010001 +12013 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0183 INVAL 0x0000100a7040_NS +12013 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0183 ALLOC 0x00001009b040_NS +12013 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0c13 ALLOC 0x00001009b040_NS +12014 clk cpu0 IT (11978) 0009b040:00001009b040_NS 14003082 O EL0t_n : B 0xa7248 +12015 clk cpu0 IT (11979) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +12015 clk cpu0 R cpsr 600003c0 +12015 clk cpu0 R NZCV 00000000:60000000 +12016 clk cpu0 IT (11980) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +12017 clk cpu0 IT (11981) 01000184 d2800040 O EL0t_n : MOV x0,#2 +12017 clk cpu0 R X0 0000000000000002 +12018 clk cpu0 IT (11982) 01000188 97c26bc2 O EL0t_n : BL 0x9b090 +12018 clk cpu0 R X30 000000000100018C +12019 clk cpu0 IT (11983) 0009b090:00001009b090_NS a9bd5bf7 O EL0t_n : STP x23,x22,[sp,#-0x30]! +12019 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +12019 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_a0000000 +12019 clk cpu0 R SP_EL0 00000000030458E0 +12020 clk cpu0 IT (11984) 0009b094:00001009b094_NS a90153f5 O EL0t_n : STP x21,x20,[sp,#0x10] +12020 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00018 +12020 clk cpu0 MW8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +12021 clk cpu0 IT (11985) 0009b098:00001009b098_NS a9027bf3 O EL0t_n : STP x19,x30,[sp,#0x20] +12021 clk cpu0 MW8 03045900:000000845900_NS 001fffff_fffffc00 +12021 clk cpu0 MW8 03045908:000000845908_NS 00000000_0100018c +12022 clk cpu0 IT (11986) 0009b09c:00001009b09c_NS 2a0003f4 O EL0t_n : MOV w20,w0 +12022 clk cpu0 R X20 0000000000000002 +12023 clk cpu0 IT (11987) 0009b0a0:00001009b0a0_NS 94003070 O EL0t_n : BL 0xa7260 +12023 clk cpu0 R X30 000000000009B0A4 +12024 clk cpu0 IT (11988) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +12024 clk cpu0 R X0 0000000000000000 +12025 clk cpu0 IT (11989) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +12025 clk cpu0 R cpsr 600007c0 +12026 clk cpu0 IT (11990) 0009b0a4:00001009b0a4_NS 2a0003f5 O EL0t_n : MOV w21,w0 +12026 clk cpu0 R cpsr 600003c0 +12026 clk cpu0 R X21 0000000000000000 +12027 clk cpu0 IT (11991) 0009b0a8:00001009b0a8_NS 94003066 O EL0t_n : BL 0xa7240 +12027 clk cpu0 R X30 000000000009B0AC +12028 clk cpu0 IT (11992) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +12028 clk cpu0 R X0 0000000060000000 +12029 clk cpu0 IT (11993) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +12030 clk cpu0 IT (11994) 0009b0ac:00001009b0ac_NS f0030b96 O EL0t_n : ADRP x22,0x620e0ac +12030 clk cpu0 R X22 000000000620E000 +12031 clk cpu0 IT (11995) 0009b0b0:00001009b0b0_NS 910002d6 O EL0t_n : ADD x22,x22,#0 +12031 clk cpu0 R X22 000000000620E000 +12032 clk cpu0 IT (11996) 0009b0b4:00001009b0b4_NS 52800308 O EL0t_n : MOV w8,#0x18 +12032 clk cpu0 R X8 0000000000000018 +12033 clk cpu0 IT (11997) 0009b0b8:00001009b0b8_NS 9ba85aa8 O EL0t_n : UMADDL x8,w21,w8,x22 +12033 clk cpu0 R X8 000000000620E000 +12034 clk cpu0 IT (11998) 0009b0bc:00001009b0bc_NS 91402108 O EL0t_n : ADD x8,x8,#8,LSL #12 +12034 clk cpu0 R X8 0000000006216000 +12035 clk cpu0 IT (11999) 0009b0c0:00001009b0c0_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +12035 clk cpu0 MR4 06216000:000015216000_NS 00000001 +12035 clk cpu0 R X9 0000000000000001 +12036 clk cpu0 IT (12000) 0009b0c4:00001009b0c4_NS 2a0003f3 O EL0t_n : MOV w19,w0 +12036 clk cpu0 R X19 0000000060000000 +12037 clk cpu0 IT (12001) 0009b0c8:00001009b0c8_NS 11000529 O EL0t_n : ADD w9,w9,#1 +12037 clk cpu0 R X9 0000000000000002 +12038 clk cpu0 IT (12002) 0009b0cc:00001009b0cc_NS 6b14013f O EL0t_n : CMP w9,w20 +12038 clk cpu0 R cpsr 600003c0 +12039 clk cpu0 IS (12003) 0009b0d0:00001009b0d0_NS 54000101 O EL0t_n : B.NE 0x9b0f0 +12040 clk cpu0 IT (12004) 0009b0d4:00001009b0d4_NS 2a1503f5 O EL0t_n : MOV w21,w21 +12040 clk cpu0 R X21 0000000000000000 +12041 clk cpu0 IT (12005) 0009b0d8:00001009b0d8_NS 5280030a O EL0t_n : MOV w10,#0x18 +12041 clk cpu0 R X10 0000000000000018 +12042 clk cpu0 IT (12006) 0009b0dc:00001009b0dc_NS 9b0a5aaa O EL0t_n : MADD x10,x21,x10,x22 +12042 clk cpu0 R X10 000000000620E000 +12043 clk cpu0 IT (12007) 0009b0e0:00001009b0e0_NS 5290018b O EL0t_n : MOV w11,#0x800c +12043 clk cpu0 R X11 000000000000800C +12044 clk cpu0 IT (12008) 0009b0e4:00001009b0e4_NS 8b0b0157 O EL0t_n : ADD x23,x10,x11 +12044 clk cpu0 R X23 000000000621600C +12045 clk cpu0 IT (12009) 0009b0e8:00001009b0e8_NS b94002ea O EL0t_n : LDR w10,[x23,#0] +12045 clk cpu0 MR4 0621600c:00001521600c_NS 00000000 +12045 clk cpu0 R X10 0000000000000000 +12046 clk cpu0 IT (12010) 0009b0ec:00001009b0ec_NS 3400036a O EL0t_n : CBZ w10,0x9b158 +12047 clk cpu0 IT (12011) 0009b158:00001009b158_NS f0030bca O EL0t_n : ADRP x10,0x6216158 +12047 clk cpu0 R X10 0000000006216000 +12048 clk cpu0 IT (12012) 0009b15c:00001009b15c_NS b940f94a O EL0t_n : LDR w10,[x10,#0xf8] +12048 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +12048 clk cpu0 R X10 0000000000000003 +12049 clk cpu0 IT (12013) 0009b160:00001009b160_NS b9000109 O EL0t_n : STR w9,[x8,#0] +12049 clk cpu0 MW4 06216000:000015216000_NS 00000002 +12050 clk cpu0 IS (12014) 0009b164:00001009b164_NS 340000ea O EL0t_n : CBZ w10,0x9b180 +12051 clk cpu0 IT (12015) 0009b168:00001009b168_NS d0fffd81 O EL0t_n : ADRP x1,0x4d168 +12051 clk cpu0 R X1 000000000004D000 +12052 clk cpu0 IT (12016) 0009b16c:00001009b16c_NS 91001c21 O EL0t_n : ADD x1,x1,#7 +12052 clk cpu0 R X1 000000000004D007 +12053 clk cpu0 IT (12017) 0009b170:00001009b170_NS 52800020 O EL0t_n : MOV w0,#1 +12053 clk cpu0 R X0 0000000000000001 +12054 clk cpu0 IT (12018) 0009b174:00001009b174_NS 2a1503e2 O EL0t_n : MOV w2,w21 +12054 clk cpu0 R X2 0000000000000000 +12055 clk cpu0 IT (12019) 0009b178:00001009b178_NS 2a1403e3 O EL0t_n : MOV w3,w20 +12055 clk cpu0 R X3 0000000000000002 +12056 clk cpu0 IT (12020) 0009b17c:00001009b17c_NS 940004d4 O EL0t_n : BL 0x9c4cc +12056 clk cpu0 R X30 000000000009B180 +12057 clk cpu0 IT (12021) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +12057 clk cpu0 R SP_EL0 0000000003045850 +12058 clk cpu0 IT (12022) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +12058 clk cpu0 R X8 0000000006216000 +12059 clk cpu0 IT (12023) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +12059 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +12059 clk cpu0 R X8 0000000000000003 +12060 clk cpu0 IT (12024) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +12060 clk cpu0 MW8 030458c0:0000008458c0_NS 00000000_00000000 +12060 clk cpu0 MW8 030458c8:0000008458c8_NS 00000000_00000002 +12061 clk cpu0 IT (12025) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +12061 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_60000000 +12061 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_0009b180 +12062 clk cpu0 IT (12026) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +12062 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +12062 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000002 +12063 clk cpu0 IT (12027) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +12063 clk cpu0 R cpsr 200003c0 +12064 clk cpu0 IT (12028) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +12064 clk cpu0 MW8 03045860:000000845860_NS 00000000_a0000000 +12064 clk cpu0 MW8 03045868:000000845868_NS 7e007e00_7e007e00 +12065 clk cpu0 IT (12029) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +12065 clk cpu0 MW8 03045870:000000845870_NS ffffffff_c1ffffff +12065 clk cpu0 MW8 03045878:000000845878_NS 00000000_03045910 +12066 clk cpu0 IT (12030) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +12066 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_00000000 +12066 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_00000000 +12067 clk cpu0 IT (12031) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +12067 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000000 +12067 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_00000000 +12068 clk cpu0 IS (12032) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +12069 clk cpu0 IT (12033) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +12069 clk cpu0 R X20 0000000003008000 +12070 clk cpu0 IT (12034) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +12070 clk cpu0 R X20 0000000003008528 +12071 clk cpu0 IT (12035) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +12071 clk cpu0 R X0 0000000003008528 +12072 clk cpu0 IT (12036) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +12072 clk cpu0 R X19 000000000004D007 +12073 clk cpu0 IT (12037) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +12073 clk cpu0 R X30 000000000009C510 +12074 clk cpu0 IT (12038) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +12074 clk cpu0 R X8 0000000006216000 +12075 clk cpu0 IT (12039) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +12075 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +12075 clk cpu0 R X8 0000000000000001 +12076 clk cpu0 IT (12040) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +12076 clk cpu0 R cpsr 800003c0 +12077 clk cpu0 IT (12041) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +12078 clk cpu0 IT (12042) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +12079 clk cpu0 IT (12043) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +12079 clk cpu0 R X9 0000000003045850 +12080 clk cpu0 IT (12044) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +12080 clk cpu0 R X8 00000000FFFFFFD0 +12081 clk cpu0 IT (12045) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +12081 clk cpu0 R X10 00000000030458E0 +12082 clk cpu0 IT (12046) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +12082 clk cpu0 R X9 0000000003045880 +12083 clk cpu0 IT (12047) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +12083 clk cpu0 R X0 0000000000000000 +12084 clk cpu0 IT (12048) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +12084 clk cpu0 R X1 0000000000000000 +12085 clk cpu0 IT (12049) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +12085 clk cpu0 R X2 0000000000000000 +12086 clk cpu0 IT (12050) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +12086 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_ffffffd0 +12087 clk cpu0 IT (12051) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +12087 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_030458e0 +12087 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_03045880 +12088 clk cpu0 IT (12052) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +12089 clk cpu0 IT (12053) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +12089 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_03045880 +12089 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_00000000 +12089 clk cpu0 R X8 0000000000000000 +12089 clk cpu0 R X10 0000000003045880 +12090 clk cpu0 IT (12054) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +12090 clk cpu0 MR8 030458a0:0000008458a0_NS 00000000_030458e0 +12090 clk cpu0 R X9 00000000030458E0 +12091 clk cpu0 IT (12055) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +12091 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_ffffffd0 +12091 clk cpu0 R X11 00000000FFFFFFD0 +12092 clk cpu0 IT (12056) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +12092 clk cpu0 R X21 0000000000000000 +12093 clk cpu0 IT (12057) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +12093 clk cpu0 R X1 0000000003045880 +12094 clk cpu0 IT (12058) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +12094 clk cpu0 R X0 000000000004D007 +12095 clk cpu0 IT (12059) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +12095 clk cpu0 MW8 03045888:000000845888_NS 00000000_03045880 +12095 clk cpu0 MW8 03045890:000000845890_NS 00000000_00000000 +12096 clk cpu0 IT (12060) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +12096 clk cpu0 MW8 03045880:000000845880_NS 00000000_030458e0 +12097 clk cpu0 IT (12061) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +12097 clk cpu0 MW8 03045898:000000845898_NS 00000000_ffffffd0 +12098 clk cpu0 IT (12062) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +12098 clk cpu0 R X30 000000000009C560 +12099 clk cpu0 IT (12063) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +12099 clk cpu0 R SP_EL0 00000000030457B0 +12100 clk cpu0 IT (12064) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +12100 clk cpu0 MW8 03045840:000000845840_NS 00000000_0004d007 +12100 clk cpu0 MW8 03045848:000000845848_NS 00000000_0009c560 +12101 clk cpu0 IT (12065) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +12101 clk cpu0 R X19 0000000003045880 +12102 clk cpu0 IT (12066) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +12102 clk cpu0 R X1 000000000004C000 +12103 clk cpu0 IT (12067) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +12103 clk cpu0 MW8 03045830:000000845830_NS 00000000_00000000 +12103 clk cpu0 MW8 03045838:000000845838_NS 00000000_03008528 +12104 clk cpu0 IT (12068) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +12104 clk cpu0 R X20 000000000004D007 +12105 clk cpu0 IT (12069) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +12105 clk cpu0 R X1 000000000004C00B +12106 clk cpu0 IT (12070) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +12106 clk cpu0 R X0 00000000030457B4 +12107 clk cpu0 IT (12071) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +12107 clk cpu0 R X2 000000000000003B +12108 clk cpu0 IT (12072) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +12108 clk cpu0 MW8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +12109 clk cpu0 IT (12073) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +12109 clk cpu0 MW8 03045800:000000845800_NS 00010001_00010001 +12109 clk cpu0 MW8 03045808:000000845808_NS ffe000ff_ffe000ff +12110 clk cpu0 IT (12074) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +12110 clk cpu0 MW8 03045810:000000845810_NS 00000000_0000003c +12110 clk cpu0 MW8 03045818:000000845818_NS 00000000_00007c00 +12111 clk cpu0 IT (12075) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +12111 clk cpu0 MW8 03045820:000000845820_NS 00000000_0621600c +12111 clk cpu0 MW8 03045828:000000845828_NS 00000000_0620e000 +12112 clk cpu0 IT (12076) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +12112 clk cpu0 R X30 0000000000092B80 +12113 clk cpu0 IT (12077) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +12113 clk cpu0 MW8 030457a0:0000008457a0_NS 00000000_03045880 +12113 clk cpu0 MW8 030457a8:0000008457a8_NS 00000000_00092b80 +12113 clk cpu0 R SP_EL0 00000000030457A0 +12114 clk cpu0 IT (12078) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +12114 clk cpu0 R X19 00000000030457B4 +12115 clk cpu0 IT (12079) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +12115 clk cpu0 R X30 00000000000104DC +12116 clk cpu0 IT (12080) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +12116 clk cpu0 R cpsr 200003c0 +12117 clk cpu0 IS (12081) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +12118 clk cpu0 IT (12082) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +12118 clk cpu0 R cpsr 400003c0 +12119 clk cpu0 IT (12083) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +12120 clk cpu0 IT (12084) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +12120 clk cpu0 R cpsr 000003c0 +12120 clk cpu0 R X10 0000000000000003 +12121 clk cpu0 IS (12085) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +12122 clk cpu0 IT (12086) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +12122 clk cpu0 R X9 0000000000000020 +12123 clk cpu0 IT (12087) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +12123 clk cpu0 R X8 000000000004C008 +12124 clk cpu0 IT (12088) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +12124 clk cpu0 R cpsr 200003c0 +12125 clk cpu0 IT (12089) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +12125 clk cpu0 R X9 0000000000000008 +12126 clk cpu0 IS (12090) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +12127 clk cpu0 IT (12091) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +12127 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +12127 clk cpu0 R X12 000000000A00000A +12128 clk cpu0 IT (12092) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +12128 clk cpu0 R X10 0000000000000018 +12129 clk cpu0 IT (12093) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +12129 clk cpu0 R X11 000000000000003B +12130 clk cpu0 IT (12094) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12130 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +12130 clk cpu0 R X8 000000000004C00C +12130 clk cpu0 R X13 000000006F727245 +12131 clk cpu0 IT (12095) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12131 clk cpu0 R X12 000000000000000A +12132 clk cpu0 IT (12096) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12132 clk cpu0 R X11 0000000000000037 +12133 clk cpu0 IT (12097) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12133 clk cpu0 R cpsr 200003c0 +12134 clk cpu0 IT (12098) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12134 clk cpu0 R X14 0000000072724500 +12135 clk cpu0 IT (12099) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12135 clk cpu0 R X12 000000007272450A +12136 clk cpu0 IT (12100) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12136 clk cpu0 MW4 030457b4:0000008457b4_NS 7272450a +12136 clk cpu0 R X0 00000000030457B8 +12137 clk cpu0 IT (12101) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12137 clk cpu0 R X12 000000006F727245 +12138 clk cpu0 IT (12102) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12139 clk cpu0 IT (12103) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12139 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +12139 clk cpu0 R X8 000000000004C010 +12139 clk cpu0 R X13 0000000049203A72 +12140 clk cpu0 IT (12104) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12140 clk cpu0 R X12 000000000000006F +12141 clk cpu0 IT (12105) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12141 clk cpu0 R X11 0000000000000033 +12142 clk cpu0 IT (12106) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12142 clk cpu0 R cpsr 200003c0 +12143 clk cpu0 IT (12107) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12143 clk cpu0 R X14 00000000203A7200 +12144 clk cpu0 IT (12108) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12144 clk cpu0 R X12 00000000203A726F +12145 clk cpu0 IT (12109) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12145 clk cpu0 MW4 030457b8:0000008457b8_NS 203a726f +12145 clk cpu0 R X0 00000000030457BC +12146 clk cpu0 IT (12110) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12146 clk cpu0 R X12 0000000049203A72 +12147 clk cpu0 IT (12111) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12148 clk cpu0 IT (12112) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12148 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +12148 clk cpu0 R X8 000000000004C014 +12148 clk cpu0 R X13 0000000067656C6C +12149 clk cpu0 IT (12113) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12149 clk cpu0 R X12 0000000000000049 +12150 clk cpu0 IT (12114) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12150 clk cpu0 R X11 000000000000002F +12151 clk cpu0 IT (12115) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12151 clk cpu0 R cpsr 200003c0 +12152 clk cpu0 IT (12116) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12152 clk cpu0 R X14 00000000656C6C00 +12153 clk cpu0 IT (12117) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12153 clk cpu0 R X12 00000000656C6C49 +12154 clk cpu0 IT (12118) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12154 clk cpu0 MW4 030457bc:0000008457bc_NS 656c6c49 +12154 clk cpu0 R X0 00000000030457C0 +12155 clk cpu0 IT (12119) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12155 clk cpu0 R X12 0000000067656C6C +12156 clk cpu0 IT (12120) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12157 clk cpu0 IT (12121) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12157 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +12157 clk cpu0 R X8 000000000004C018 +12157 clk cpu0 R X13 0000000066206C61 +12158 clk cpu0 IT (12122) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12158 clk cpu0 R X12 0000000000000067 +12159 clk cpu0 IT (12123) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12159 clk cpu0 R X11 000000000000002B +12160 clk cpu0 IT (12124) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12160 clk cpu0 R cpsr 200003c0 +12161 clk cpu0 IT (12125) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12161 clk cpu0 R X14 00000000206C6100 +12162 clk cpu0 IT (12126) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12162 clk cpu0 R X12 00000000206C6167 +12163 clk cpu0 IT (12127) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12163 clk cpu0 MW4 030457c0:0000008457c0_NS 206c6167 +12163 clk cpu0 R X0 00000000030457C4 +12164 clk cpu0 IT (12128) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12164 clk cpu0 R X12 0000000066206C61 +12165 clk cpu0 IT (12129) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12166 clk cpu0 IT (12130) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12166 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +12166 clk cpu0 R X8 000000000004C01C +12166 clk cpu0 R X13 00000000616D726F +12167 clk cpu0 IT (12131) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12167 clk cpu0 R X12 0000000000000066 +12168 clk cpu0 IT (12132) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12168 clk cpu0 R X11 0000000000000027 +12169 clk cpu0 IT (12133) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12169 clk cpu0 R cpsr 200003c0 +12170 clk cpu0 IT (12134) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12170 clk cpu0 R X14 000000006D726F00 +12171 clk cpu0 IT (12135) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12171 clk cpu0 R X12 000000006D726F66 +12172 clk cpu0 IT (12136) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12172 clk cpu0 MW4 030457c4:0000008457c4_NS 6d726f66 +12172 clk cpu0 R X0 00000000030457C8 +12173 clk cpu0 IT (12137) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12173 clk cpu0 R X12 00000000616D726F +12174 clk cpu0 IT (12138) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12175 clk cpu0 IT (12139) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12175 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +12175 clk cpu0 R X8 000000000004C020 +12175 clk cpu0 R X13 0000000070732074 +12176 clk cpu0 IT (12140) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12176 clk cpu0 R X12 0000000000000061 +12177 clk cpu0 IT (12141) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12177 clk cpu0 R X11 0000000000000023 +12178 clk cpu0 IT (12142) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12178 clk cpu0 R cpsr 200003c0 +12179 clk cpu0 IT (12143) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12179 clk cpu0 R X14 0000000073207400 +12180 clk cpu0 IT (12144) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12180 clk cpu0 R X12 0000000073207461 +12181 clk cpu0 IT (12145) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12181 clk cpu0 MW4 030457c8:0000008457c8_NS 73207461 +12181 clk cpu0 R X0 00000000030457CC +12182 clk cpu0 IT (12146) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12182 clk cpu0 R X12 0000000070732074 +12183 clk cpu0 IT (12147) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12184 clk cpu0 IT (12148) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12184 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +12184 clk cpu0 R X8 000000000004C024 +12184 clk cpu0 R X13 0000000066696365 +12185 clk cpu0 IT (12149) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12185 clk cpu0 R X12 0000000000000070 +12186 clk cpu0 IT (12150) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12186 clk cpu0 R X11 000000000000001F +12187 clk cpu0 IT (12151) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12187 clk cpu0 R cpsr 200003c0 +12188 clk cpu0 IT (12152) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12188 clk cpu0 R X14 0000000069636500 +12189 clk cpu0 IT (12153) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12189 clk cpu0 R X12 0000000069636570 +12190 clk cpu0 IT (12154) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12190 clk cpu0 MW4 030457cc:0000008457cc_NS 69636570 +12190 clk cpu0 R X0 00000000030457D0 +12191 clk cpu0 IT (12155) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12191 clk cpu0 R X12 0000000066696365 +12192 clk cpu0 IT (12156) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12193 clk cpu0 IT (12157) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12193 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +12193 clk cpu0 R X8 000000000004C028 +12193 clk cpu0 R X13 0000000020726569 +12194 clk cpu0 IT (12158) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12194 clk cpu0 R X12 0000000000000066 +12195 clk cpu0 IT (12159) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12195 clk cpu0 R X11 000000000000001B +12196 clk cpu0 IT (12160) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12196 clk cpu0 R cpsr 200003c0 +12197 clk cpu0 IT (12161) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12197 clk cpu0 R X14 0000000072656900 +12198 clk cpu0 IT (12162) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12198 clk cpu0 R X12 0000000072656966 +12199 clk cpu0 IT (12163) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12199 clk cpu0 MW4 030457d0:0000008457d0_NS 72656966 +12199 clk cpu0 R X0 00000000030457D4 +12200 clk cpu0 IT (12164) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12200 clk cpu0 R X12 0000000020726569 +12201 clk cpu0 IT (12165) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12202 clk cpu0 IT (12166) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12202 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +12202 clk cpu0 R X8 000000000004C02C +12202 clk cpu0 R X13 0000000064657375 +12203 clk cpu0 IT (12167) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12203 clk cpu0 R X12 0000000000000020 +12204 clk cpu0 IT (12168) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12204 clk cpu0 R X11 0000000000000017 +12205 clk cpu0 IT (12169) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12205 clk cpu0 R cpsr 200003c0 +12206 clk cpu0 IT (12170) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12206 clk cpu0 R X14 0000000065737500 +12207 clk cpu0 IT (12171) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12207 clk cpu0 R X12 0000000065737520 +12208 clk cpu0 IT (12172) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12208 clk cpu0 MW4 030457d4:0000008457d4_NS 65737520 +12208 clk cpu0 R X0 00000000030457D8 +12209 clk cpu0 IT (12173) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12209 clk cpu0 R X12 0000000064657375 +12210 clk cpu0 IT (12174) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12211 clk cpu0 IT (12175) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12211 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +12211 clk cpu0 R X8 000000000004C030 +12211 clk cpu0 R X13 000000005F27203A +12212 clk cpu0 IT (12176) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12212 clk cpu0 R X12 0000000000000064 +12213 clk cpu0 IT (12177) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12213 clk cpu0 R X11 0000000000000013 +12214 clk cpu0 IT (12178) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12214 clk cpu0 R cpsr 200003c0 +12215 clk cpu0 IT (12179) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12215 clk cpu0 R X14 0000000027203A00 +12216 clk cpu0 IT (12180) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12216 clk cpu0 R X12 0000000027203A64 +12217 clk cpu0 IT (12181) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12217 clk cpu0 MW4 030457d8:0000008457d8_NS 27203a64 +12217 clk cpu0 R X0 00000000030457DC +12218 clk cpu0 IT (12182) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12218 clk cpu0 R X12 000000005F27203A +12219 clk cpu0 IT (12183) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12220 clk cpu0 IT (12184) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12220 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +12220 clk cpu0 R X8 000000000004C034 +12220 clk cpu0 R X13 0000000045202E27 +12221 clk cpu0 IT (12185) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12221 clk cpu0 R X12 000000000000005F +12222 clk cpu0 IT (12186) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12222 clk cpu0 R X11 000000000000000F +12223 clk cpu0 IT (12187) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12223 clk cpu0 R cpsr 200003c0 +12224 clk cpu0 IT (12188) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12224 clk cpu0 R X14 00000000202E2700 +12225 clk cpu0 IT (12189) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12225 clk cpu0 R X12 00000000202E275F +12226 clk cpu0 IT (12190) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12226 clk cpu0 MW4 030457dc:0000008457dc_NS 202e275f +12226 clk cpu0 R X0 00000000030457E0 +12227 clk cpu0 IT (12191) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12227 clk cpu0 R X12 0000000045202E27 +12228 clk cpu0 IT (12192) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12229 clk cpu0 IT (12193) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12229 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +12229 clk cpu0 R X8 000000000004C038 +12229 clk cpu0 R X13 000000006E69646E +12230 clk cpu0 IT (12194) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12230 clk cpu0 R X12 0000000000000045 +12231 clk cpu0 IT (12195) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12231 clk cpu0 R X11 000000000000000B +12232 clk cpu0 IT (12196) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12232 clk cpu0 R cpsr 200003c0 +12233 clk cpu0 IT (12197) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12233 clk cpu0 R X14 0000000069646E00 +12234 clk cpu0 IT (12198) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12234 clk cpu0 R X12 0000000069646E45 +12235 clk cpu0 IT (12199) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12235 clk cpu0 MW4 030457e0:0000008457e0_NS 69646e45 +12235 clk cpu0 R X0 00000000030457E4 +12236 clk cpu0 IT (12200) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12236 clk cpu0 R X12 000000006E69646E +12237 clk cpu0 IT (12201) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12238 clk cpu0 IT (12202) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12238 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +12238 clk cpu0 R X8 000000000004C03C +12238 clk cpu0 R X13 0000000065542067 +12239 clk cpu0 IT (12203) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12239 clk cpu0 R X12 000000000000006E +12240 clk cpu0 IT (12204) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12240 clk cpu0 R X11 0000000000000007 +12241 clk cpu0 IT (12205) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12241 clk cpu0 R cpsr 200003c0 +12242 clk cpu0 IT (12206) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12242 clk cpu0 R X14 0000000054206700 +12243 clk cpu0 IT (12207) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12243 clk cpu0 R X12 000000005420676E +12244 clk cpu0 IT (12208) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12244 clk cpu0 MW4 030457e4:0000008457e4_NS 5420676e +12244 clk cpu0 R X0 00000000030457E8 +12245 clk cpu0 IT (12209) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12245 clk cpu0 R X12 0000000065542067 +12246 clk cpu0 IT (12210) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12247 clk cpu0 IT (12211) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12247 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +12247 clk cpu0 R X8 000000000004C040 +12247 clk cpu0 R X13 000000000A2E7473 +12248 clk cpu0 IT (12212) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12248 clk cpu0 R X12 0000000000000065 +12249 clk cpu0 IT (12213) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12249 clk cpu0 R X11 0000000000000003 +12250 clk cpu0 IT (12214) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12250 clk cpu0 R cpsr 600003c0 +12251 clk cpu0 IT (12215) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12251 clk cpu0 R X14 000000002E747300 +12252 clk cpu0 IT (12216) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12252 clk cpu0 R X12 000000002E747365 +12253 clk cpu0 IT (12217) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12253 clk cpu0 MW4 030457e8:0000008457e8_NS 2e747365 +12253 clk cpu0 R X0 00000000030457EC +12254 clk cpu0 IT (12218) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12254 clk cpu0 R X12 000000000A2E7473 +12255 clk cpu0 IS (12219) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12256 clk cpu0 IT (12220) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +12256 clk cpu0 R X2 0000000000000003 +12257 clk cpu0 IT (12221) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +12257 clk cpu0 R X9 0000000000000001 +12258 clk cpu0 IT (12222) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +12258 clk cpu0 R X8 000000000004C03F +12259 clk cpu0 IT (12223) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +12259 clk cpu0 R X1 000000000004C043 +12260 clk cpu0 IT (12224) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +12260 clk cpu0 R cpsr 200003c0 +12261 clk cpu0 IS (12225) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +12262 clk cpu0 IT (12226) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +12262 clk cpu0 MR1 0004c043:00001004c043_NS 0a +12262 clk cpu0 R X8 000000000000000A +12263 clk cpu0 IT (12227) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +12263 clk cpu0 MW1 030457ec:0000008457ec_NS 0a +12264 clk cpu0 IS (12228) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +12265 clk cpu0 IT (12229) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +12265 clk cpu0 MR1 0004c044:00001004c044_NS 00 +12265 clk cpu0 R X8 0000000000000000 +12266 clk cpu0 IT (12230) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +12266 clk cpu0 R cpsr 600003c0 +12267 clk cpu0 IT (12231) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +12267 clk cpu0 MW1 030457ed:0000008457ed_NS 00 +12268 clk cpu0 IS (12232) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +12269 clk cpu0 IT (12233) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +12269 clk cpu0 MR1 0004c045:00001004c045_NS 00 +12269 clk cpu0 R X8 0000000000000000 +12270 clk cpu0 IT (12234) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +12270 clk cpu0 MW1 030457ee:0000008457ee_NS 00 +12271 clk cpu0 IT (12235) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +12272 clk cpu0 IT (12236) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +12272 clk cpu0 R X0 00000000030457B4 +12273 clk cpu0 IT (12237) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +12273 clk cpu0 MR8 030457a0:0000008457a0_NS 00000000_03045880 +12273 clk cpu0 MR8 030457a8:0000008457a8_NS 00000000_00092b80 +12273 clk cpu0 R SP_EL0 00000000030457B0 +12273 clk cpu0 R X19 0000000003045880 +12273 clk cpu0 R X30 0000000000092B80 +12274 clk cpu0 IT (12238) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +12275 clk cpu0 IT (12239) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +12275 clk cpu0 R X22 000000000004C000 +12276 clk cpu0 IT (12240) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +12276 clk cpu0 R X23 000000000004C000 +12277 clk cpu0 IT (12241) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +12277 clk cpu0 R X26 0000000000000000 +12278 clk cpu0 IT (12242) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +12278 clk cpu0 R X21 0000000003029000 +12279 clk cpu0 IT (12243) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +12279 clk cpu0 R X22 000000000004C108 +12280 clk cpu0 IT (12244) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +12280 clk cpu0 R X23 000000000004C129 +12281 clk cpu0 IT (12245) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +12281 clk cpu0 R X24 0000000003041000 +12282 clk cpu0 IT (12246) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +12282 clk cpu0 R X25 0000000006216000 +12283 clk cpu0 IT (12247) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +12284 clk cpu0 IT (12248) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12284 clk cpu0 MR1 0004d007:00001004d007_NS 3e +12284 clk cpu0 R X8 000000000000003E +12285 clk cpu0 IT (12249) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12285 clk cpu0 R cpsr 200003c0 +12286 clk cpu0 IS (12250) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12287 clk cpu0 IS (12251) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12288 clk cpu0 IT (12252) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12288 clk cpu0 R cpsr 000003c0 +12289 clk cpu0 IT (12253) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12290 clk cpu0 IT (12254) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12290 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12290 clk cpu0 R X9 0000000013000000 +12291 clk cpu0 IT (12255) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +12291 clk cpu0 R X27 000000000004D007 +12292 clk cpu0 IT (12256) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +12292 clk cpu0 R X20 000000000004D008 +12293 clk cpu0 IT (12257) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +12293 clk cpu0 MW1 13000000:000013000000_NS 3e +12294 clk cpu0 IT (12258) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12294 clk cpu0 MR1 0004d008:00001004d008_NS 3e +12294 clk cpu0 R X8 000000000000003E +12295 clk cpu0 IT (12259) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12295 clk cpu0 R cpsr 200003c0 +12296 clk cpu0 IS (12260) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12297 clk cpu0 IS (12261) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12298 clk cpu0 IT (12262) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12298 clk cpu0 R cpsr 400003c0 +12299 clk cpu0 IS (12263) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12300 clk cpu0 IT (12264) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +12300 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +12300 clk cpu0 R X8 0000000000000000 +12301 clk cpu0 IT (12265) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +12301 clk cpu0 MR8 0004d008:00001004d008_NS 203a7825_5550433e +12301 clk cpu0 R X0 203A78255550433E +12302 clk cpu0 IT (12266) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +12302 clk cpu0 R cpsr 800003c0 +12303 clk cpu0 IT (12267) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +12304 clk cpu0 IT (12268) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +12304 clk cpu0 R X27 0000000000000000 +12305 clk cpu0 IT (12269) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +12305 clk cpu0 R X28 000000000004D008 +12306 clk cpu0 IT (12270) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +12306 clk cpu0 R X8 00000000FFFFFFF8 +12307 clk cpu0 IT (12271) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12307 clk cpu0 R cpsr 000003c0 +12307 clk cpu0 R X9 000000000000003E +12308 clk cpu0 IS (12272) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12309 clk cpu0 IT (12273) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12309 clk cpu0 R cpsr 200003c0 +12310 clk cpu0 IS (12274) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12311 clk cpu0 IT (12275) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12311 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12311 clk cpu0 R X9 0000000013000000 +12312 clk cpu0 IT (12276) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12312 clk cpu0 R cpsr 800003c0 +12312 clk cpu0 R X8 00000000FFFFFFF9 +12313 clk cpu0 IT (12277) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12313 clk cpu0 MW1 13000000:000013000000_NS 3e +12314 clk cpu0 IT (12278) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12314 clk cpu0 R X0 00203A7825555043 +12315 clk cpu0 IT (12279) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12316 clk cpu0 IT (12280) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12316 clk cpu0 R cpsr 000003c0 +12316 clk cpu0 R X9 0000000000000043 +12317 clk cpu0 IS (12281) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12318 clk cpu0 IT (12282) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12318 clk cpu0 R cpsr 200003c0 +12319 clk cpu0 IS (12283) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12320 clk cpu0 IT (12284) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12320 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12320 clk cpu0 R X9 0000000013000000 +12321 clk cpu0 IT (12285) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12321 clk cpu0 R cpsr 800003c0 +12321 clk cpu0 R X8 00000000FFFFFFFA +12322 clk cpu0 IT (12286) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12322 clk cpu0 MW1 13000000:000013000000_NS 43 +12323 clk cpu0 IT (12287) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12323 clk cpu0 R X0 0000203A78255550 +12324 clk cpu0 IT (12288) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12325 clk cpu0 IT (12289) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12325 clk cpu0 R cpsr 000003c0 +12325 clk cpu0 R X9 0000000000000050 +12326 clk cpu0 IS (12290) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12327 clk cpu0 IT (12291) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12327 clk cpu0 R cpsr 200003c0 +12328 clk cpu0 IS (12292) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12329 clk cpu0 IT (12293) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12329 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12329 clk cpu0 R X9 0000000013000000 +12330 clk cpu0 IT (12294) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12330 clk cpu0 R cpsr 800003c0 +12330 clk cpu0 R X8 00000000FFFFFFFB +12331 clk cpu0 IT (12295) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12331 clk cpu0 MW1 13000000:000013000000_NS 50 +12332 clk cpu0 IT (12296) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12332 clk cpu0 R X0 000000203A782555 +12333 clk cpu0 IT (12297) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12334 clk cpu0 IT (12298) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12334 clk cpu0 R cpsr 000003c0 +12334 clk cpu0 R X9 0000000000000055 +12335 clk cpu0 IS (12299) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12336 clk cpu0 IT (12300) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12336 clk cpu0 R cpsr 200003c0 +12337 clk cpu0 IS (12301) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12338 clk cpu0 IT (12302) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12338 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12338 clk cpu0 R X9 0000000013000000 +12339 clk cpu0 IT (12303) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12339 clk cpu0 R cpsr 800003c0 +12339 clk cpu0 R X8 00000000FFFFFFFC +12340 clk cpu0 IT (12304) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12340 clk cpu0 MW1 13000000:000013000000_NS 55 +12341 clk cpu0 IT (12305) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12341 clk cpu0 R X0 00000000203A7825 +12342 clk cpu0 IT (12306) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12343 clk cpu0 IT (12307) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12343 clk cpu0 R cpsr 000003c0 +12343 clk cpu0 R X9 0000000000000025 +12344 clk cpu0 IS (12308) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12345 clk cpu0 IT (12309) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12345 clk cpu0 R cpsr 600003c0 +12346 clk cpu0 IT (12310) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12347 clk cpu0 IT (12311) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +12347 clk cpu0 R X8 00000000FFFFFFFC +12348 clk cpu0 IT (12312) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +12348 clk cpu0 R X9 0000000000000003 +12349 clk cpu0 IT (12313) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +12349 clk cpu0 R X9 000000000004D00B +12350 clk cpu0 IT (12314) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +12350 clk cpu0 R cpsr 200003c0 +12351 clk cpu0 IT (12315) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +12351 clk cpu0 R X27 000000000004D00B +12352 clk cpu0 IT (12316) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +12352 clk cpu0 R X20 000000000004D00C +12353 clk cpu0 IT (12317) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +12354 clk cpu0 IT (12318) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12354 clk cpu0 MR1 0004d00c:00001004d00c_NS 25 +12354 clk cpu0 R X8 0000000000000025 +12355 clk cpu0 IT (12319) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12355 clk cpu0 R cpsr 600003c0 +12356 clk cpu0 IT (12320) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12357 clk cpu0 IT (12321) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +12357 clk cpu0 MW4 03029734:000000829734_NS 00000000 +12358 clk cpu0 IT (12322) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +12358 clk cpu0 R X27 000000000004D00C +12359 clk cpu0 IT (12323) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +12359 clk cpu0 MR1 0004d00d:00001004d00d_NS 78 +12359 clk cpu0 R X27 000000000004D00D +12359 clk cpu0 R X28 0000000000000078 +12360 clk cpu0 IT (12324) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +12360 clk cpu0 R cpsr 200003c0 +12361 clk cpu0 IS (12325) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +12362 clk cpu0 IT (12326) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +12363 clk cpu0 IT (12327) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +12363 clk cpu0 R X8 0000000000000020 +12364 clk cpu0 IT (12328) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +12364 clk cpu0 R cpsr 600003c0 +12365 clk cpu0 IS (12329) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +12366 clk cpu0 IT (12330) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +12366 clk cpu0 R X9 0000000000092CE0 +12367 clk cpu0 IT (12331) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +12367 clk cpu0 MR1 0004c128:00001004c128_NS 00 +12367 clk cpu0 R X10 0000000000000000 +12368 clk cpu0 IT (12332) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +12368 clk cpu0 R X9 0000000000092CE0 +12369 clk cpu0 IT (12333) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +12369 clk cpu0 R cpsr 600007c0 +12370 clk cpu0 IT (12334) 00092ce0:000010092ce0_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +12370 clk cpu0 MR4 03045898:000000845898_NS ffffffd0 +12370 clk cpu0 R cpsr 600003c0 +12370 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +12371 clk cpu0 IS (12335) 00092ce4:000010092ce4_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92cf8 +12372 clk cpu0 IT (12336) 00092ce8:000010092ce8_NS 11002109 O EL0t_n : ADD w9,w8,#8 +12372 clk cpu0 R X9 00000000FFFFFFD8 +12373 clk cpu0 IT (12337) 00092cec:000010092cec_NS 7100013f O EL0t_n : CMP w9,#0 +12373 clk cpu0 R cpsr a00003c0 +12374 clk cpu0 IT (12338) 00092cf0:000010092cf0_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +12374 clk cpu0 MW4 03045898:000000845898_NS ffffffd8 +12375 clk cpu0 IT (12339) 00092cf4:000010092cf4_NS 54000cad O EL0t_n : B.LE 0x92e88 +12376 clk cpu0 IT (12340) 00092e88:000010092e88_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +12376 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045880 +12376 clk cpu0 R X9 0000000003045880 +12377 clk cpu0 IT (12341) 00092e8c:000010092e8c_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +12377 clk cpu0 R X8 0000000003045850 +12378 clk cpu0 IT (12342) 00092e90:000010092e90_NS 17ffff9d O EL0t_n : B 0x92d04 +12379 clk cpu0 IT (12343) 00092d04:000010092d04_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +12379 clk cpu0 MR8 03045850:000000845850_NS 00000000_00000000 +12379 clk cpu0 R X0 0000000000000000 +12380 clk cpu0 IT (12344) 00092d08:000010092d08_NS 52800201 O EL0t_n : MOV w1,#0x10 +12380 clk cpu0 R X1 0000000000000010 +12381 clk cpu0 IT (12345) 00092d0c:000010092d0c_NS 94000a58 O EL0t_n : BL 0x9566c +12381 clk cpu0 R X30 0000000000092D10 +12382 clk cpu0 IT (12346) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +12382 clk cpu0 R SP_EL0 0000000003045790 +12383 clk cpu0 IT (12347) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +12383 clk cpu0 R X8 3030303030303030 +12384 clk cpu0 IT (12348) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +12384 clk cpu0 MW8 03045798:000000845798_NS 30303030_30303030 +12384 clk cpu0 MW8 030457a0:0000008457a0_NS 30303030_30303030 +12385 clk cpu0 IT (12349) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +12385 clk cpu0 MW4 030457a8:0000008457a8_NS 30303030 +12386 clk cpu0 IT (12350) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +12387 clk cpu0 IT (12351) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +12387 clk cpu0 R X11 0000000000000000 +12388 clk cpu0 IT (12352) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +12388 clk cpu0 R X8 0000000003029000 +12389 clk cpu0 IT (12353) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +12389 clk cpu0 MR4 03029734:000000829734_NS 00000000 +12389 clk cpu0 R X8 0000000000000000 +12390 clk cpu0 IT (12354) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +12390 clk cpu0 R cpsr 600003c0 +12391 clk cpu0 IT (12355) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +12391 clk cpu0 R X8 0000000000000000 +12392 clk cpu0 IT (12356) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +12392 clk cpu0 R cpsr 800003c0 +12393 clk cpu0 IT (12357) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +12394 clk cpu0 IT (12358) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +12394 clk cpu0 R X9 0000000003045798 +12395 clk cpu0 IT (12359) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +12395 clk cpu0 R X10 0000000006216000 +12396 clk cpu0 IT (12360) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +12396 clk cpu0 MR1 03045798:000000845798_NS 30 +12396 clk cpu0 R X8 0000000000000030 +12397 clk cpu0 IT (12361) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +12397 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12397 clk cpu0 R X9 0000000013000000 +12398 clk cpu0 IT (12362) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +12398 clk cpu0 MW1 13000000:000013000000_NS 30 +12399 clk cpu0 IT (12363) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +12399 clk cpu0 R SP_EL0 00000000030457B0 +12400 clk cpu0 IT (12364) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +12401 clk cpu0 IT (12365) 00092d10:000010092d10_NS 91000774 O EL0t_n : ADD x20,x27,#1 +12401 clk cpu0 R X20 000000000004D00E +12402 clk cpu0 IT (12366) 00092d14:000010092d14_NS 17ffffa8 O EL0t_n : B 0x92bb4 +12403 clk cpu0 IT (12367) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12403 clk cpu0 MR1 0004d00e:00001004d00e_NS 3a +12403 clk cpu0 R X8 000000000000003A +12404 clk cpu0 IT (12368) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12404 clk cpu0 R cpsr 200003c0 +12405 clk cpu0 IS (12369) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12406 clk cpu0 IS (12370) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12407 clk cpu0 IT (12371) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12407 clk cpu0 R cpsr 000003c0 +12408 clk cpu0 IT (12372) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12409 clk cpu0 IT (12373) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12409 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12409 clk cpu0 R X9 0000000013000000 +12410 clk cpu0 IT (12374) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +12410 clk cpu0 R X27 000000000004D00E +12411 clk cpu0 IT (12375) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +12411 clk cpu0 R X20 000000000004D00F +12412 clk cpu0 IT (12376) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +12412 clk cpu0 MW1 13000000:000013000000_NS 3a +12413 clk cpu0 IT (12377) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12413 clk cpu0 MR1 0004d00f:00001004d00f_NS 20 +12413 clk cpu0 R X8 0000000000000020 +12414 clk cpu0 IT (12378) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12414 clk cpu0 R cpsr 800003c0 +12415 clk cpu0 IS (12379) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12416 clk cpu0 IS (12380) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12417 clk cpu0 IT (12381) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12417 clk cpu0 R cpsr 000003c0 +12418 clk cpu0 IT (12382) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12419 clk cpu0 IT (12383) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12419 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12419 clk cpu0 R X9 0000000013000000 +12420 clk cpu0 IT (12384) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +12420 clk cpu0 R X27 000000000004D00F +12421 clk cpu0 IT (12385) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +12421 clk cpu0 R X20 000000000004D010 +12422 clk cpu0 IT (12386) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +12422 clk cpu0 MW1 13000000:000013000000_NS 20 +12423 clk cpu0 IT (12387) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12423 clk cpu0 MR1 0004d010:00001004d010_NS 50 +12423 clk cpu0 R X8 0000000000000050 +12424 clk cpu0 IT (12388) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12424 clk cpu0 R cpsr 200003c0 +12425 clk cpu0 IS (12389) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12426 clk cpu0 IS (12390) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12427 clk cpu0 IT (12391) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12427 clk cpu0 R cpsr 400003c0 +12428 clk cpu0 IS (12392) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12429 clk cpu0 IT (12393) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +12429 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +12429 clk cpu0 R X8 0000000000000000 +12430 clk cpu0 IT (12394) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +12430 clk cpu0 MR8 0004d010:00001004d010_NS 2064255f_54524150 +12430 clk cpu0 R X0 2064255F54524150 +12431 clk cpu0 IT (12395) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +12431 clk cpu0 R cpsr 800003c0 +12432 clk cpu0 IT (12396) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +12433 clk cpu0 IT (12397) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +12433 clk cpu0 R X27 0000000000000000 +12434 clk cpu0 IT (12398) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +12434 clk cpu0 R X28 000000000004D010 +12435 clk cpu0 IT (12399) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +12435 clk cpu0 R X8 00000000FFFFFFF8 +12436 clk cpu0 IT (12400) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12436 clk cpu0 R cpsr 000003c0 +12436 clk cpu0 R X9 0000000000000050 +12437 clk cpu0 IS (12401) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12438 clk cpu0 IT (12402) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12438 clk cpu0 R cpsr 200003c0 +12439 clk cpu0 IS (12403) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12440 clk cpu0 IT (12404) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12440 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12440 clk cpu0 R X9 0000000013000000 +12441 clk cpu0 IT (12405) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12441 clk cpu0 R cpsr 800003c0 +12441 clk cpu0 R X8 00000000FFFFFFF9 +12442 clk cpu0 IT (12406) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12442 clk cpu0 MW1 13000000:000013000000_NS 50 +12443 clk cpu0 IT (12407) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12443 clk cpu0 R X0 002064255F545241 +12444 clk cpu0 IT (12408) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12445 clk cpu0 IT (12409) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12445 clk cpu0 R cpsr 000003c0 +12445 clk cpu0 R X9 0000000000000041 +12446 clk cpu0 IS (12410) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12447 clk cpu0 IT (12411) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12447 clk cpu0 R cpsr 200003c0 +12448 clk cpu0 IS (12412) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12449 clk cpu0 IT (12413) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12449 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12449 clk cpu0 R X9 0000000013000000 +12450 clk cpu0 IT (12414) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12450 clk cpu0 R cpsr 800003c0 +12450 clk cpu0 R X8 00000000FFFFFFFA +12451 clk cpu0 IT (12415) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12451 clk cpu0 MW1 13000000:000013000000_NS 41 +12452 clk cpu0 IT (12416) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12452 clk cpu0 R X0 00002064255F5452 +12453 clk cpu0 IT (12417) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12454 clk cpu0 IT (12418) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12454 clk cpu0 R cpsr 000003c0 +12454 clk cpu0 R X9 0000000000000052 +12455 clk cpu0 IS (12419) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12456 clk cpu0 IT (12420) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12456 clk cpu0 R cpsr 200003c0 +12457 clk cpu0 IS (12421) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12458 clk cpu0 IT (12422) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12458 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12458 clk cpu0 R X9 0000000013000000 +12459 clk cpu0 IT (12423) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12459 clk cpu0 R cpsr 800003c0 +12459 clk cpu0 R X8 00000000FFFFFFFB +12460 clk cpu0 IT (12424) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12460 clk cpu0 MW1 13000000:000013000000_NS 52 +12461 clk cpu0 IT (12425) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12461 clk cpu0 R X0 0000002064255F54 +12462 clk cpu0 IT (12426) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12463 clk cpu0 IT (12427) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12463 clk cpu0 R cpsr 000003c0 +12463 clk cpu0 R X9 0000000000000054 +12464 clk cpu0 IS (12428) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12465 clk cpu0 IT (12429) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12465 clk cpu0 R cpsr 200003c0 +12466 clk cpu0 IS (12430) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12467 clk cpu0 IT (12431) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12467 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12467 clk cpu0 R X9 0000000013000000 +12468 clk cpu0 IT (12432) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12468 clk cpu0 R cpsr 800003c0 +12468 clk cpu0 R X8 00000000FFFFFFFC +12469 clk cpu0 IT (12433) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12469 clk cpu0 MW1 13000000:000013000000_NS 54 +12470 clk cpu0 IT (12434) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12470 clk cpu0 R X0 000000002064255F +12471 clk cpu0 IT (12435) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12472 clk cpu0 IT (12436) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12472 clk cpu0 R cpsr 000003c0 +12472 clk cpu0 R X9 000000000000005F +12473 clk cpu0 IS (12437) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12474 clk cpu0 IT (12438) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12474 clk cpu0 R cpsr 200003c0 +12475 clk cpu0 IS (12439) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12476 clk cpu0 IT (12440) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12476 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12476 clk cpu0 R X9 0000000013000000 +12477 clk cpu0 IT (12441) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12477 clk cpu0 R cpsr 800003c0 +12477 clk cpu0 R X8 00000000FFFFFFFD +12478 clk cpu0 IT (12442) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12478 clk cpu0 MW1 13000000:000013000000_NS 5f +12479 clk cpu0 IT (12443) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12479 clk cpu0 R X0 0000000000206425 +12480 clk cpu0 IT (12444) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12481 clk cpu0 IT (12445) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12481 clk cpu0 R cpsr 000003c0 +12481 clk cpu0 R X9 0000000000000025 +12482 clk cpu0 IS (12446) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12483 clk cpu0 IT (12447) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12483 clk cpu0 R cpsr 600003c0 +12484 clk cpu0 IT (12448) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12485 clk cpu0 IT (12449) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +12485 clk cpu0 R X8 00000000FFFFFFFD +12486 clk cpu0 IT (12450) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +12486 clk cpu0 R X9 0000000000000004 +12487 clk cpu0 IT (12451) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +12487 clk cpu0 R X9 000000000004D014 +12488 clk cpu0 IT (12452) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +12488 clk cpu0 R cpsr 200003c0 +12489 clk cpu0 IT (12453) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +12489 clk cpu0 R X27 000000000004D014 +12490 clk cpu0 IT (12454) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +12490 clk cpu0 R X20 000000000004D015 +12491 clk cpu0 IT (12455) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +12492 clk cpu0 IT (12456) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12492 clk cpu0 MR1 0004d015:00001004d015_NS 25 +12492 clk cpu0 R X8 0000000000000025 +12493 clk cpu0 IT (12457) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12493 clk cpu0 R cpsr 600003c0 +12494 clk cpu0 IT (12458) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12495 clk cpu0 IT (12459) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +12495 clk cpu0 MW4 03029734:000000829734_NS 00000000 +12496 clk cpu0 IT (12460) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +12496 clk cpu0 R X27 000000000004D015 +12497 clk cpu0 IT (12461) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +12497 clk cpu0 MR1 0004d016:00001004d016_NS 64 +12497 clk cpu0 R X27 000000000004D016 +12497 clk cpu0 R X28 0000000000000064 +12498 clk cpu0 IT (12462) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +12498 clk cpu0 R cpsr 200003c0 +12499 clk cpu0 IS (12463) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +12500 clk cpu0 IT (12464) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +12501 clk cpu0 IT (12465) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +12501 clk cpu0 R X8 000000000000000C +12502 clk cpu0 IT (12466) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +12502 clk cpu0 R cpsr 800003c0 +12503 clk cpu0 IS (12467) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +12504 clk cpu0 IT (12468) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +12504 clk cpu0 R X9 0000000000092CE0 +12505 clk cpu0 IT (12469) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +12505 clk cpu0 MR1 0004c114:00001004c114_NS 0e +12505 clk cpu0 R X10 000000000000000E +12506 clk cpu0 IT (12470) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +12506 clk cpu0 R X9 0000000000092D18 +12507 clk cpu0 IT (12471) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +12507 clk cpu0 R cpsr 800007c0 +12508 clk cpu0 IT (12472) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +12508 clk cpu0 MR4 03045898:000000845898_NS ffffffd8 +12508 clk cpu0 R cpsr 800003c0 +12508 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +12509 clk cpu0 IS (12473) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +12510 clk cpu0 IT (12474) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +12510 clk cpu0 R X9 00000000FFFFFFE0 +12511 clk cpu0 IT (12475) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +12511 clk cpu0 R cpsr a00003c0 +12512 clk cpu0 IT (12476) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +12512 clk cpu0 MW4 03045898:000000845898_NS ffffffe0 +12513 clk cpu0 IT (12477) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +12514 clk cpu0 IT (12478) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +12514 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045880 +12514 clk cpu0 R X9 0000000003045880 +12515 clk cpu0 IT (12479) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +12515 clk cpu0 R X8 0000000003045858 +12516 clk cpu0 IT (12480) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +12517 clk cpu0 IT (12481) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +12517 clk cpu0 MR8 03045858:000000845858_NS 00000000_00000002 +12517 clk cpu0 R X0 0000000000000002 +12518 clk cpu0 IT (12482) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +12518 clk cpu0 R X1 000000000000000A +12519 clk cpu0 IT (12483) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +12519 clk cpu0 R X30 0000000000092D48 +12520 clk cpu0 IT (12484) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +12520 clk cpu0 R SP_EL0 0000000003045790 +12521 clk cpu0 IT (12485) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +12521 clk cpu0 R X8 3030303030303030 +12522 clk cpu0 IT (12486) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +12522 clk cpu0 MW8 03045798:000000845798_NS 30303030_30303030 +12522 clk cpu0 MW8 030457a0:0000008457a0_NS 30303030_30303030 +12523 clk cpu0 IT (12487) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +12523 clk cpu0 MW4 030457a8:0000008457a8_NS 30303030 +12524 clk cpu0 IS (12488) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +12525 clk cpu0 IT (12489) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +12525 clk cpu0 R X11 0000000000000000 +12526 clk cpu0 IT (12490) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +12526 clk cpu0 R X8 000000000000000A +12527 clk cpu0 IT (12491) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +12527 clk cpu0 R X9 0000000000000101 +12528 clk cpu0 IT (12492) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +12528 clk cpu0 R X10 0000000003045798 +12529 clk cpu0 IT (12493) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +12529 clk cpu0 R X12 0000000000000000 +12530 clk cpu0 IT (12494) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +12530 clk cpu0 R X13 0000000000000002 +12531 clk cpu0 IT (12495) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +12531 clk cpu0 R cpsr 800003c0 +12532 clk cpu0 IT (12496) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +12532 clk cpu0 R X14 0000000000000000 +12533 clk cpu0 IT (12497) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +12533 clk cpu0 R X13 0000000000000002 +12534 clk cpu0 IT (12498) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +12534 clk cpu0 R X13 0000000000000032 +12535 clk cpu0 IT (12499) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +12535 clk cpu0 R cpsr 800003c0 +12536 clk cpu0 IT (12500) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +12536 clk cpu0 MW1 03045798:000000845798_NS 32 +12537 clk cpu0 IT (12501) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +12537 clk cpu0 R X11 0000000000000001 +12538 clk cpu0 IT (12502) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +12538 clk cpu0 R X0 0000000000000000 +12539 clk cpu0 IS (12503) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +12540 clk cpu0 IT (12504) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +12541 clk cpu0 IT (12505) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +12541 clk cpu0 R X8 0000000003029000 +12542 clk cpu0 IT (12506) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +12542 clk cpu0 MR4 03029734:000000829734_NS 00000000 +12542 clk cpu0 R X8 0000000000000000 +12543 clk cpu0 IT (12507) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +12543 clk cpu0 R cpsr 800003c0 +12544 clk cpu0 IT (12508) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +12544 clk cpu0 R X8 0000000000000001 +12545 clk cpu0 IT (12509) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +12545 clk cpu0 R cpsr 600003c0 +12546 clk cpu0 IS (12510) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +12547 clk cpu0 IT (12511) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +12547 clk cpu0 R X9 0000000003045798 +12548 clk cpu0 IT (12512) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +12548 clk cpu0 R X8 0000000000000001 +12549 clk cpu0 IT (12513) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +12549 clk cpu0 R X9 0000000003045797 +12550 clk cpu0 IT (12514) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +12550 clk cpu0 R X10 0000000006216000 +12551 clk cpu0 IT (12515) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +12551 clk cpu0 MR1 03045798:000000845798_NS 32 +12551 clk cpu0 R X11 0000000000000032 +12552 clk cpu0 IT (12516) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +12552 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12552 clk cpu0 R X12 0000000013000000 +12553 clk cpu0 IT (12517) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +12553 clk cpu0 R X8 0000000000000000 +12554 clk cpu0 IT (12518) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +12554 clk cpu0 R cpsr 600003c0 +12555 clk cpu0 IT (12519) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +12555 clk cpu0 MW1 13000000:000013000000_NS 32 +12556 clk cpu0 IS (12520) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +12557 clk cpu0 IT (12521) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +12557 clk cpu0 R SP_EL0 00000000030457B0 +12558 clk cpu0 IT (12522) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +12559 clk cpu0 IT (12523) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +12559 clk cpu0 R X20 000000000004D017 +12560 clk cpu0 IT (12524) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +12561 clk cpu0 IT (12525) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12561 clk cpu0 MR1 0004d017:00001004d017_NS 20 +12561 clk cpu0 R X8 0000000000000020 +12562 clk cpu0 IT (12526) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12562 clk cpu0 R cpsr 800003c0 +12563 clk cpu0 IS (12527) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12564 clk cpu0 IS (12528) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12565 clk cpu0 IT (12529) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12565 clk cpu0 R cpsr 000003c0 +12566 clk cpu0 IT (12530) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12567 clk cpu0 IT (12531) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12567 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12567 clk cpu0 R X9 0000000013000000 +12568 clk cpu0 IT (12532) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +12568 clk cpu0 R X27 000000000004D017 +12569 clk cpu0 IT (12533) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +12569 clk cpu0 R X20 000000000004D018 +12570 clk cpu0 IT (12534) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +12570 clk cpu0 MW1 13000000:000013000000_NS 20 +12571 clk cpu0 IT (12535) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12571 clk cpu0 MR1 0004d018:00001004d018_NS 53 +12571 clk cpu0 R X8 0000000000000053 +12572 clk cpu0 IT (12536) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12572 clk cpu0 R cpsr 200003c0 +12573 clk cpu0 IS (12537) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12574 clk cpu0 IS (12538) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12575 clk cpu0 IT (12539) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +12575 clk cpu0 R cpsr 400003c0 +12576 clk cpu0 IS (12540) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +12577 clk cpu0 IT (12541) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +12577 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +12577 clk cpu0 R X8 0000000000000000 +12578 clk cpu0 IT (12542) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +12578 clk cpu0 MR8 0004d018:00001004d018_NS 4d000a54_52415453 +12578 clk cpu0 R X0 4D000A5452415453 +12579 clk cpu0 IT (12543) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +12579 clk cpu0 R cpsr 800003c0 +12580 clk cpu0 IT (12544) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +12581 clk cpu0 IT (12545) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +12581 clk cpu0 R X27 0000000000000000 +12582 clk cpu0 IT (12546) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +12582 clk cpu0 R X28 000000000004D018 +12583 clk cpu0 IT (12547) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +12583 clk cpu0 R X8 00000000FFFFFFF8 +12584 clk cpu0 IT (12548) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12584 clk cpu0 R cpsr 000003c0 +12584 clk cpu0 R X9 0000000000000053 +12585 clk cpu0 IS (12549) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12586 clk cpu0 IT (12550) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12586 clk cpu0 R cpsr 200003c0 +12587 clk cpu0 IS (12551) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12588 clk cpu0 IT (12552) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12588 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12588 clk cpu0 R X9 0000000013000000 +12589 clk cpu0 IT (12553) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12589 clk cpu0 R cpsr 800003c0 +12589 clk cpu0 R X8 00000000FFFFFFF9 +12590 clk cpu0 IT (12554) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12590 clk cpu0 MW1 13000000:000013000000_NS 53 +12591 clk cpu0 IT (12555) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12591 clk cpu0 R X0 004D000A54524154 +12592 clk cpu0 IT (12556) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12593 clk cpu0 IT (12557) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12593 clk cpu0 R cpsr 000003c0 +12593 clk cpu0 R X9 0000000000000054 +12594 clk cpu0 IS (12558) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12595 clk cpu0 IT (12559) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12595 clk cpu0 R cpsr 200003c0 +12596 clk cpu0 IS (12560) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12597 clk cpu0 IT (12561) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12597 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12597 clk cpu0 R X9 0000000013000000 +12598 clk cpu0 IT (12562) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12598 clk cpu0 R cpsr 800003c0 +12598 clk cpu0 R X8 00000000FFFFFFFA +12599 clk cpu0 IT (12563) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12599 clk cpu0 MW1 13000000:000013000000_NS 54 +12600 clk cpu0 IT (12564) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12600 clk cpu0 R X0 00004D000A545241 +12601 clk cpu0 IT (12565) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12602 clk cpu0 IT (12566) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12602 clk cpu0 R cpsr 000003c0 +12602 clk cpu0 R X9 0000000000000041 +12603 clk cpu0 IS (12567) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12604 clk cpu0 IT (12568) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12604 clk cpu0 R cpsr 200003c0 +12605 clk cpu0 IS (12569) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12606 clk cpu0 IT (12570) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12606 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12606 clk cpu0 R X9 0000000013000000 +12607 clk cpu0 IT (12571) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12607 clk cpu0 R cpsr 800003c0 +12607 clk cpu0 R X8 00000000FFFFFFFB +12608 clk cpu0 IT (12572) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12608 clk cpu0 MW1 13000000:000013000000_NS 41 +12609 clk cpu0 IT (12573) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12609 clk cpu0 R X0 0000004D000A5452 +12610 clk cpu0 IT (12574) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12611 clk cpu0 IT (12575) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12611 clk cpu0 R cpsr 000003c0 +12611 clk cpu0 R X9 0000000000000052 +12612 clk cpu0 IS (12576) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12613 clk cpu0 IT (12577) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12613 clk cpu0 R cpsr 200003c0 +12614 clk cpu0 IS (12578) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12615 clk cpu0 IT (12579) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12615 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12615 clk cpu0 R X9 0000000013000000 +12616 clk cpu0 IT (12580) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12616 clk cpu0 R cpsr 800003c0 +12616 clk cpu0 R X8 00000000FFFFFFFC +12617 clk cpu0 IT (12581) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12617 clk cpu0 MW1 13000000:000013000000_NS 52 +12618 clk cpu0 IT (12582) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12618 clk cpu0 R X0 000000004D000A54 +12619 clk cpu0 IT (12583) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12620 clk cpu0 IT (12584) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12620 clk cpu0 R cpsr 000003c0 +12620 clk cpu0 R X9 0000000000000054 +12621 clk cpu0 IS (12585) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12622 clk cpu0 IT (12586) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12622 clk cpu0 R cpsr 200003c0 +12623 clk cpu0 IS (12587) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12624 clk cpu0 IT (12588) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12624 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12624 clk cpu0 R X9 0000000013000000 +12625 clk cpu0 IT (12589) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12625 clk cpu0 R cpsr 800003c0 +12625 clk cpu0 R X8 00000000FFFFFFFD +12626 clk cpu0 IT (12590) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12626 clk cpu0 MW1 13000000:000013000000_NS 54 +12627 clk cpu0 IT (12591) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12627 clk cpu0 R X0 00000000004D000A +12628 clk cpu0 IT (12592) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12629 clk cpu0 IT (12593) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12629 clk cpu0 R cpsr 000003c0 +12629 clk cpu0 R X9 000000000000000A +12630 clk cpu0 IS (12594) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12631 clk cpu0 IT (12595) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +12631 clk cpu0 R cpsr 800003c0 +12632 clk cpu0 IS (12596) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +12633 clk cpu0 IT (12597) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +12633 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +12633 clk cpu0 R X9 0000000013000000 +12634 clk cpu0 IT (12598) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +12634 clk cpu0 R cpsr 800003c0 +12634 clk cpu0 R X8 00000000FFFFFFFE +TUBE CPU0: >>CPU0: PART_2 START +12635 clk cpu0 IT (12599) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +12635 clk cpu0 MW1 13000000:000013000000_NS 0a +12636 clk cpu0 IT (12600) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +12636 clk cpu0 R X0 0000000000004D00 +12637 clk cpu0 IT (12601) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +12638 clk cpu0 IT (12602) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +12638 clk cpu0 R cpsr 400003c0 +12638 clk cpu0 R X9 0000000000000000 +12639 clk cpu0 IT (12603) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +12640 clk cpu0 IT (12604) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +12640 clk cpu0 R X8 00000000FFFFFFFE +12641 clk cpu0 IT (12605) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +12641 clk cpu0 R X9 0000000000000005 +12642 clk cpu0 IT (12606) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +12642 clk cpu0 R X9 000000000004D01D +12643 clk cpu0 IT (12607) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +12643 clk cpu0 R cpsr 200003c0 +12644 clk cpu0 IT (12608) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +12644 clk cpu0 R X27 000000000004D01D +12645 clk cpu0 IT (12609) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +12645 clk cpu0 R X20 000000000004D01E +12646 clk cpu0 IT (12610) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +12647 clk cpu0 IT (12611) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +12647 clk cpu0 MR1 0004d01e:00001004d01e_NS 00 +12647 clk cpu0 R X8 0000000000000000 +12648 clk cpu0 IT (12612) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +12648 clk cpu0 R cpsr 800003c0 +12649 clk cpu0 IS (12613) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +12650 clk cpu0 IT (12614) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +12651 clk cpu0 IT (12615) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +12652 clk cpu0 IT (12616) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +12652 clk cpu0 MR8 03045840:000000845840_NS 00000000_0004d007 +12652 clk cpu0 MR8 03045848:000000845848_NS 00000000_0009c560 +12652 clk cpu0 R X19 000000000004D007 +12652 clk cpu0 R X30 000000000009C560 +12653 clk cpu0 IT (12617) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +12653 clk cpu0 MR8 03045830:000000845830_NS 00000000_00000000 +12653 clk cpu0 MR8 03045838:000000845838_NS 00000000_03008528 +12653 clk cpu0 R X20 0000000003008528 +12653 clk cpu0 R X21 0000000000000000 +12654 clk cpu0 IT (12618) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +12654 clk cpu0 MR8 03045820:000000845820_NS 00000000_0621600c +12654 clk cpu0 MR8 03045828:000000845828_NS 00000000_0620e000 +12654 clk cpu0 R X22 000000000620E000 +12654 clk cpu0 R X23 000000000621600C +12655 clk cpu0 IT (12619) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +12655 clk cpu0 MR8 03045810:000000845810_NS 00000000_0000003c +12655 clk cpu0 MR8 03045818:000000845818_NS 00000000_00007c00 +12655 clk cpu0 R X24 0000000000007C00 +12655 clk cpu0 R X25 000000000000003C +12656 clk cpu0 IT (12620) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +12656 clk cpu0 MR8 03045800:000000845800_NS 00010001_00010001 +12656 clk cpu0 MR8 03045808:000000845808_NS ffe000ff_ffe000ff +12656 clk cpu0 R X26 FFE000FFFFE000FF +12656 clk cpu0 R X27 0001000100010001 +12657 clk cpu0 IT (12621) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +12657 clk cpu0 MR8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +12657 clk cpu0 R X28 FF7FFF7FFF7FFF7F +12658 clk cpu0 IT (12622) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +12658 clk cpu0 R SP_EL0 0000000003045850 +12659 clk cpu0 IT (12623) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +12660 clk cpu0 IT (12624) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +12660 clk cpu0 R X0 0000000000000001 +12661 clk cpu0 IT (12625) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +12661 clk cpu0 R X1 0000000000000000 +12662 clk cpu0 IT (12626) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +12662 clk cpu0 R X2 0000000000000000 +12663 clk cpu0 IT (12627) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +12664 clk cpu0 IT (12628) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +12665 clk cpu0 IT (12629) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +12665 clk cpu0 R X0 0000000003008528 +12666 clk cpu0 IT (12630) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +12666 clk cpu0 R X30 000000000009C57C +12667 clk cpu0 IT (12631) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +12668 clk cpu0 IT (12632) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +12668 clk cpu0 R X8 0000000006216000 +12669 clk cpu0 IT (12633) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +12669 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +12669 clk cpu0 R X8 0000000000000001 +12670 clk cpu0 IT (12634) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +12670 clk cpu0 R cpsr 800003c0 +12671 clk cpu0 IT (12635) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +12672 clk cpu0 IT (12636) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +12673 clk cpu0 IT (12637) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +12673 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_60000000 +12673 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_0009b180 +12673 clk cpu0 R X19 0000000060000000 +12673 clk cpu0 R X30 000000000009B180 +12674 clk cpu0 IT (12638) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +12674 clk cpu0 MR8 030458c0:0000008458c0_NS 00000000_00000000 +12674 clk cpu0 MR8 030458c8:0000008458c8_NS 00000000_00000002 +12674 clk cpu0 R X20 0000000000000002 +12674 clk cpu0 R X21 0000000000000000 +12675 clk cpu0 IT (12639) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +12675 clk cpu0 R SP_EL0 00000000030458E0 +12676 clk cpu0 IT (12640) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +12677 clk cpu0 IT (12641) 0009b180:00001009b180_NS 52800028 O EL0t_n : MOV w8,#1 +12677 clk cpu0 R X8 0000000000000001 +12678 clk cpu0 IT (12642) 0009b184:00001009b184_NS 52800309 O EL0t_n : MOV w9,#0x18 +12678 clk cpu0 R X9 0000000000000018 +12679 clk cpu0 IT (12643) 0009b188:00001009b188_NS 5290010a O EL0t_n : MOV w10,#0x8008 +12679 clk cpu0 R X10 0000000000008008 +12680 clk cpu0 IT (12644) 0009b18c:00001009b18c_NS 5280006b O EL0t_n : MOV w11,#3 +12680 clk cpu0 R X11 0000000000000003 +12681 clk cpu0 IT (12645) 0009b190:00001009b190_NS 5290008c O EL0t_n : MOV w12,#0x8004 +12681 clk cpu0 R X12 0000000000008004 +12682 clk cpu0 IT (12646) 0009b194:00001009b194_NS b90002e8 O EL0t_n : STR w8,[x23,#0] +12682 clk cpu0 MW4 0621600c:00001521600c_NS 00000001 +12683 clk cpu0 IT (12647) 0009b198:00001009b198_NS 9b095aa8 O EL0t_n : MADD x8,x21,x9,x22 +12683 clk cpu0 R X8 000000000620E000 +12684 clk cpu0 IT (12648) 0009b19c:00001009b19c_NS b82a690b O EL0t_n : STR w11,[x8,x10] +12684 clk cpu0 MW4 06216008:000015216008_NS 00000003 +12685 clk cpu0 IT (12649) 0009b1a0:00001009b1a0_NS b82c691f O EL0t_n : STR wzr,[x8,x12] +12685 clk cpu0 MW4 06216004:000015216004_NS 00000000 +12686 clk cpu0 IT (12650) 0009b1a4:00001009b1a4_NS 17ffffe0 O EL0t_n : B 0x9b124 +12687 clk cpu0 IT (12651) 0009b124:00001009b124_NS 90017b49 O EL0t_n : ADRP x9,0x3003124 +12687 clk cpu0 R X9 0000000003003000 +12688 clk cpu0 IT (12652) 0009b128:00001009b128_NS aa1f03e8 O EL0t_n : MOV x8,xzr +12688 clk cpu0 R X8 0000000000000000 +12689 clk cpu0 IT (12653) 0009b12c:00001009b12c_NS 91264129 O EL0t_n : ADD x9,x9,#0x990 +12689 clk cpu0 R X9 0000000003003990 +12690 clk cpu0 IT (12654) 0009b130:00001009b130_NS 528000ea O EL0t_n : MOV w10,#7 +12690 clk cpu0 R X10 0000000000000007 +12691 clk cpu0 IT (12655) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +12691 clk cpu0 MW4 03003990:000000803990_NS 00000007 +12692 clk cpu0 IT (12656) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +12692 clk cpu0 R X8 0000000000000004 +12693 clk cpu0 IT (12657) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +12693 clk cpu0 R cpsr 800003c0 +12694 clk cpu0 IT (12658) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +12695 clk cpu0 IT (12659) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +12695 clk cpu0 MW4 03003994:000000803994_NS 00000007 +12696 clk cpu0 IT (12660) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +12696 clk cpu0 R X8 0000000000000008 +12697 clk cpu0 IT (12661) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +12697 clk cpu0 R cpsr 800003c0 +12698 clk cpu0 IT (12662) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +12699 clk cpu0 IT (12663) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +12699 clk cpu0 MW4 03003998:000000803998_NS 00000007 +12700 clk cpu0 IT (12664) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +12700 clk cpu0 R X8 000000000000000C +12701 clk cpu0 IT (12665) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +12701 clk cpu0 R cpsr 800003c0 +12702 clk cpu0 IT (12666) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +12703 clk cpu0 IT (12667) 0009b134:00001009b134_NS b828692a O EL0t_n : STR w10,[x9,x8] +12703 clk cpu0 MW4 0300399c:00000080399c_NS 00000007 +12704 clk cpu0 IT (12668) 0009b138:00001009b138_NS 91001108 O EL0t_n : ADD x8,x8,#4 +12704 clk cpu0 R X8 0000000000000010 +12705 clk cpu0 IT (12669) 0009b13c:00001009b13c_NS f100411f O EL0t_n : CMP x8,#0x10 +12705 clk cpu0 R cpsr 600003c0 +12706 clk cpu0 IS (12670) 0009b140:00001009b140_NS 54ffffa1 O EL0t_n : B.NE 0x9b134 +12707 clk cpu0 IT (12671) 0009b144:00001009b144_NS 2a1303e0 O EL0t_n : MOV w0,w19 +12707 clk cpu0 R X0 0000000060000000 +12708 clk cpu0 IT (12672) 0009b148:00001009b148_NS a9427bf3 O EL0t_n : LDP x19,x30,[sp,#0x20] +12708 clk cpu0 MR8 03045900:000000845900_NS 001fffff_fffffc00 +12708 clk cpu0 MR8 03045908:000000845908_NS 00000000_0100018c +12708 clk cpu0 R X19 001FFFFFFFFFFC00 +12708 clk cpu0 R X30 000000000100018C +12709 clk cpu0 IT (12673) 0009b14c:00001009b14c_NS a94153f5 O EL0t_n : LDP x21,x20,[sp,#0x10] +12709 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00018 +12709 clk cpu0 MR8 030458f8:0000008458f8_NS 3ffc0000_3ffc0000 +12709 clk cpu0 R X20 3FFC00003FFC0000 +12709 clk cpu0 R X21 0000000002F00018 +12710 clk cpu0 IT (12674) 0009b150:00001009b150_NS a8c35bf7 O EL0t_n : LDP x23,x22,[sp],#0x30 +12710 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +12710 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_a0000000 +12710 clk cpu0 R SP_EL0 0000000003045910 +12710 clk cpu0 R X22 00000000A0000000 +12710 clk cpu0 R X23 0000000000000000 +12711 clk cpu0 IT (12675) 0009b154:00001009b154_NS 1400303d O EL0t_n : B 0xa7248 +12712 clk cpu0 IT (12676) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +12712 clk cpu0 R cpsr 600003c0 +12712 clk cpu0 R NZCV 00000000:60000000 +12713 clk cpu0 IT (12677) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +12714 clk cpu0 IT (12678) 0100018c 10fff8b5 O EL0t_n : ADR x21,0x10000a0 +12714 clk cpu0 R X21 00000000010000A0 +12715 clk cpu0 IT (12679) 01000190 f94002b5 O EL0t_n : LDR x21,[x21,#0] +12715 clk cpu0 MR8 010000a0:0000010000a0_NS 00000000_02f00008 +12715 clk cpu0 R X21 0000000002F00008 +12716 clk cpu0 IT (12680) 01000194 d2800213 O EL0t_n : MOV x19,#0x10 +12716 clk cpu0 R X19 0000000000000010 +12717 clk cpu0 IT (12681) 01000198 f2a00013 O EL0t_n : MOVK x19,#0,LSL #16 +12717 clk cpu0 R X19 0000000000000010 +12718 clk cpu0 IT (12682) 0100019c f2c00013 O EL0t_n : MOVK x19,#0,LSL #32 +12718 clk cpu0 R X19 0000000000000010 +12719 clk cpu0 IT (12683) 010001a0 f2e00013 O EL0t_n : MOVK x19,#0,LSL #48 +12719 clk cpu0 R X19 0000000000000010 +12720 clk cpu0 IT (12684) 010001a4 8b1302b5 O EL0t_n : ADD x21,x21,x19 +12720 clk cpu0 R X21 0000000002F00018 +12721 clk cpu0 IT (12685) 010001a8 d2800136 O EL0t_n : MOV x22,#9 +12721 clk cpu0 R X22 0000000000000009 +12722 clk cpu0 IT (12686) 010001ac d3648ed6 O EL0t_n : LSL x22,x22,#28 +12722 clk cpu0 R X22 0000000090000000 +12723 clk cpu0 IT (12687) 010001b0 d51b4216 O EL0t_n : MSR NZCV,x22 +12723 clk cpu0 R cpsr 900003c0 +12723 clk cpu0 R NZCV 00000000:90000000 +12724 clk cpu0 IT (12688) 010001b4 b2134be0 O EL0t_n : ORR x0,xzr,#0xffffe000ffffe000 +12724 clk cpu0 R X0 FFFFE000FFFFE000 +12725 clk cpu0 IT (12689) 010001b8 b20da7e1 O EL0t_n : ORR x1,xzr,#0x1ff81ff81ff81ff8 +12725 clk cpu0 R X1 1FF81FF81FF81FF8 +12726 clk cpu0 IT (12690) 010001bc b2786fe2 O EL0t_n : ORR x2,xzr,#0xfffffff00 +12726 clk cpu0 R X2 0000000FFFFFFF00 +12726 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000e INVAL 0x0000100381c0_NS +12726 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000e ALLOC 0x0000010001c0_NS +12726 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0072 ALLOC 0x0000010001c0_NS +12727 clk cpu0 IT (12691) 010001c0 b2131fe3 O EL0t_n : ORR x3,xzr,#0x1fe000001fe000 +12727 clk cpu0 R X3 001FE000001FE000 +12728 clk cpu0 IT (12692) 010001c4 b202ebe4 O EL0t_n : ORR x4,xzr,#0xdddddddddddddddd +12728 clk cpu0 R X4 DDDDDDDDDDDDDDDD +12729 clk cpu0 IT (12693) 010001c8 b20593e5 O EL0t_n : ORR x5,xzr,#0xf800f800f800f800 +12729 clk cpu0 R X5 F800F800F800F800 +12730 clk cpu0 IT (12694) 010001cc b25e2fe6 O EL0t_n : ORR x6,xzr,#0x3ffc00000000 +12730 clk cpu0 R X6 00003FFC00000000 +12731 clk cpu0 IT (12695) 010001d0 b2112be7 O EL0t_n : ORR x7,xzr,#0x3ff800003ff8000 +12731 clk cpu0 R X7 03FF800003FF8000 +12732 clk cpu0 IT (12696) 010001d4 b20677e8 O EL0t_n : ORR x8,xzr,#0xfcfffffffcffffff +12732 clk cpu0 R X8 FCFFFFFFFCFFFFFF +12733 clk cpu0 IT (12697) 010001d8 b2611be9 O EL0t_n : ORR x9,xzr,#0x3f80000000 +12733 clk cpu0 R X9 0000003F80000000 +12734 clk cpu0 IT (12698) 010001dc b27bd3ea O EL0t_n : ORR x10,xzr,#0x3ffffffffffffe0 +12734 clk cpu0 R X10 03FFFFFFFFFFFFE0 +12735 clk cpu0 IT (12699) 010001e0 b27eebeb O EL0t_n : ORR x11,xzr,#0x1ffffffffffffffc +12735 clk cpu0 R X11 1FFFFFFFFFFFFFFC +12736 clk cpu0 IT (12700) 010001e4 b245cfec O EL0t_n : ORR x12,xzr,#0xf8007fffffffffff +12736 clk cpu0 R X12 F8007FFFFFFFFFFF +12737 clk cpu0 IT (12701) 010001e8 b20e83ed O EL0t_n : ORR x13,xzr,#0x4000400040004 +12737 clk cpu0 R X13 0004000400040004 +12738 clk cpu0 IT (12702) 010001ec b25073ee O EL0t_n : ORR x14,xzr,#0xffff000000001fff +12738 clk cpu0 R X14 FFFF000000001FFF +12739 clk cpu0 IT (12703) 010001f0 b21a3bef O EL0t_n : ORR x15,xzr,#0x1fffc0001fffc0 +12739 clk cpu0 R X15 001FFFC0001FFFC0 +12740 clk cpu0 IT (12704) 010001f4 b24e17f0 O EL0t_n : ORR x16,xzr,#0xfc000000000000 +12740 clk cpu0 R X16 00FC000000000000 +12741 clk cpu0 IT (12705) 010001f8 b26443f1 O EL0t_n : ORR x17,xzr,#0x1ffff0000000 +12741 clk cpu0 R X17 00001FFFF0000000 +12742 clk cpu0 IT (12706) 010001fc b24873f2 O EL0t_n : ORR x18,xzr,#0xff000000001fffff +12742 clk cpu0 R X18 FF000000001FFFFF +12742 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 INVAL 0x000000240200_NS +12742 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0011 ALLOC 0x000001000200_NS +12742 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0084 ALLOC 0x000001000200_NS +12743 clk cpu0 IT (12707) 01000200 b26d67f3 O EL0t_n : ORR x19,xzr,#0x1ffffff80000 +12743 clk cpu0 R X19 00001FFFFFF80000 +12744 clk cpu0 IT (12708) 01000204 b209abf4 O EL0t_n : ORR x20,xzr,#0xff83ff83ff83ff83 +12744 clk cpu0 R X20 FF83FF83FF83FF83 +12745 clk cpu0 IT (12709) 01000208 b267abfd O EL0t_n : ORR x29,xzr,#0xfffffffffe00000f +12745 clk cpu0 R X29 FFFFFFFFFE00000F +12746 clk cpu0 IT (12710) 0100020c b200ebfe O EL0t_n : ORR x30,xzr,#0x7777777777777777 +12746 clk cpu0 R X30 7777777777777777 +12747 clk cpu0 IT (12711) 01000210 914003e8 O EL0t_n : ADD x8,sp,#0,LSL #12 +12747 clk cpu0 R X8 0000000003045910 +12748 clk cpu0 IT (12712) 01000214 9100001f O EL0t_n : ADD sp,x0,#0 +12748 clk cpu0 R SP_EL0 FFFFE000FFFFE000 +12749 clk cpu0 IT (12713) 01000218 b3482724 O EL0t_n : BFI x4,x25,#56,#10 +12749 clk cpu0 R X4 DDDDDDDDDDDDDDDC +12750 clk cpu0 IT (12714) 0100021c d2800003 O EL0t_n : MOV x3,#0 +12750 clk cpu0 R X3 0000000000000000 +12751 clk cpu0 IT (12715) 01000220 f84086af O EL0t_n : LDR x15,[x21],#8 +12751 clk cpu0 MR8 02f00018:000011f00018_NS 00000000_90000000 +12751 clk cpu0 R X15 0000000090000000 +12751 clk cpu0 R X21 0000000002F00020 +12751 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070440000_NS +12751 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000011f00000_NS +12752 clk cpu0 IT (12716) 01000224 d53b4206 O EL0t_n : MRS x6,NZCV +12752 clk cpu0 R X6 0000000090000000 +12753 clk cpu0 IT (12717) 01000228 eb0f00df O EL0t_n : CMP x6,x15 +12753 clk cpu0 R cpsr 600003c0 +12754 clk cpu0 IT (12718) 0100022c 9a9f07ed O EL0t_n : CSET x13,NE +12754 clk cpu0 R X13 0000000000000000 +12755 clk cpu0 IT (12719) 01000230 aa0d0063 O EL0t_n : ORR x3,x3,x13 +12755 clk cpu0 R X3 0000000000000000 +12756 clk cpu0 IT (12720) 01000234 f84086aa O EL0t_n : LDR x10,[x21],#8 +12756 clk cpu0 MR8 02f00020:000011f00020_NS dddddddd_dddddddc +12756 clk cpu0 R X10 DDDDDDDDDDDDDDDC +12756 clk cpu0 R X21 0000000002F00028 +12757 clk cpu0 IT (12721) 01000238 eb04015f O EL0t_n : CMP x10,x4 +12757 clk cpu0 R cpsr 600003c0 +12758 clk cpu0 IT (12722) 0100023c 9a9f07ee O EL0t_n : CSET x14,NE +12758 clk cpu0 R X14 0000000000000000 +12758 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0012 INVAL 0x000000240240_NS +12758 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0012 ALLOC 0x000001000240_NS +12758 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0092 ALLOC 0x000001000240_NS +12759 clk cpu0 IT (12723) 01000240 aa0e0463 O EL0t_n : ORR x3,x3,x14,LSL #1 +12759 clk cpu0 R X3 0000000000000000 +12760 clk cpu0 IT (12724) 01000244 aa0303e0 O EL0t_n : MOV x0,x3 +12760 clk cpu0 R X0 0000000000000000 +12761 clk cpu0 IT (12725) 01000248 9100011f O EL0t_n : ADD sp,x8,#0 +12761 clk cpu0 R SP_EL0 0000000003045910 +12762 clk cpu0 IT (12726) 0100024c d2800001 O EL0t_n : MOV x1,#0 +12762 clk cpu0 R X1 0000000000000000 +12763 clk cpu0 IT (12727) 01000250 97c26bd6 O EL0t_n : BL 0x9b1a8 +12763 clk cpu0 R X30 0000000001000254 +12764 clk cpu0 IT (12728) 0009b1a8:00001009b1a8_NS a9bd5bf7 O EL0t_n : STP x23,x22,[sp,#-0x30]! +12764 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +12764 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_90000000 +12764 clk cpu0 R SP_EL0 00000000030458E0 +12765 clk cpu0 IT (12729) 0009b1ac:00001009b1ac_NS a90153f5 O EL0t_n : STP x21,x20,[sp,#0x10] +12765 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00028 +12765 clk cpu0 MW8 030458f8:0000008458f8_NS ff83ff83_ff83ff83 +12766 clk cpu0 IT (12730) 0009b1b0:00001009b1b0_NS a9027bf3 O EL0t_n : STP x19,x30,[sp,#0x20] +12766 clk cpu0 MW8 03045900:000000845900_NS 00001fff_fff80000 +12766 clk cpu0 MW8 03045908:000000845908_NS 00000000_01000254 +12767 clk cpu0 IT (12731) 0009b1b4:00001009b1b4_NS aa0103f5 O EL0t_n : MOV x21,x1 +12767 clk cpu0 R X21 0000000000000000 +12768 clk cpu0 IT (12732) 0009b1b8:00001009b1b8_NS aa0003f4 O EL0t_n : MOV x20,x0 +12768 clk cpu0 R X20 0000000000000000 +12769 clk cpu0 IT (12733) 0009b1bc:00001009b1bc_NS 94003021 O EL0t_n : BL 0xa7240 +12769 clk cpu0 R X30 000000000009B1C0 +12770 clk cpu0 IT (12734) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +12770 clk cpu0 R X0 0000000060000000 +12771 clk cpu0 IT (12735) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +12772 clk cpu0 IT (12736) 0009b1c0:00001009b1c0_NS 2a0003f3 O EL0t_n : MOV w19,w0 +12772 clk cpu0 R X19 0000000060000000 +12773 clk cpu0 IT (12737) 0009b1c4:00001009b1c4_NS 94003027 O EL0t_n : BL 0xa7260 +12773 clk cpu0 R X30 000000000009B1C8 +12774 clk cpu0 IT (12738) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +12774 clk cpu0 R X0 0000000000000000 +12775 clk cpu0 IT (12739) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +12775 clk cpu0 R cpsr 600007c0 +12776 clk cpu0 IT (12740) 0009b1c8:00001009b1c8_NS f0030b96 O EL0t_n : ADRP x22,0x620e1c8 +12776 clk cpu0 R cpsr 600003c0 +12776 clk cpu0 R X22 000000000620E000 +12777 clk cpu0 IT (12741) 0009b1cc:00001009b1cc_NS 910002d6 O EL0t_n : ADD x22,x22,#0 +12777 clk cpu0 R X22 000000000620E000 +12778 clk cpu0 IT (12742) 0009b1d0:00001009b1d0_NS 52800308 O EL0t_n : MOV w8,#0x18 +12778 clk cpu0 R X8 0000000000000018 +12779 clk cpu0 IT (12743) 0009b1d4:00001009b1d4_NS 9ba85808 O EL0t_n : UMADDL x8,w0,w8,x22 +12779 clk cpu0 R X8 000000000620E000 +12780 clk cpu0 IT (12744) 0009b1d8:00001009b1d8_NS 52900089 O EL0t_n : MOV w9,#0x8004 +12780 clk cpu0 R X9 0000000000008004 +12781 clk cpu0 IT (12745) 0009b1dc:00001009b1dc_NS b869690a O EL0t_n : LDR w10,[x8,x9] +12781 clk cpu0 MR4 06216004:000015216004_NS 00000000 +12781 clk cpu0 R X10 0000000000000000 +12782 clk cpu0 IT (12746) 0009b1e0:00001009b1e0_NS 2a0003f7 O EL0t_n : MOV w23,w0 +12782 clk cpu0 R X23 0000000000000000 +12783 clk cpu0 IT (12747) 0009b1e4:00001009b1e4_NS 11000542 O EL0t_n : ADD w2,w10,#1 +12783 clk cpu0 R X2 0000000000000001 +12784 clk cpu0 IT (12748) 0009b1e8:00001009b1e8_NS b8296902 O EL0t_n : STR w2,[x8,x9] +12784 clk cpu0 MW4 06216004:000015216004_NS 00000001 +12785 clk cpu0 IT (12749) 0009b1ec:00001009b1ec_NS b4000134 O EL0t_n : CBZ x20,0x9b210 +12786 clk cpu0 IT (12750) 0009b210:00001009b210_NS 52800308 O EL0t_n : MOV w8,#0x18 +12786 clk cpu0 R X8 0000000000000018 +12787 clk cpu0 IT (12751) 0009b214:00001009b214_NS 9b085ae8 O EL0t_n : MADD x8,x23,x8,x22 +12787 clk cpu0 R X8 000000000620E000 +12788 clk cpu0 IT (12752) 0009b218:00001009b218_NS 52900109 O EL0t_n : MOV w9,#0x8008 +12788 clk cpu0 R X9 0000000000008008 +12789 clk cpu0 IT (12753) 0009b21c:00001009b21c_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +12789 clk cpu0 R X8 0000000006216008 +12790 clk cpu0 IT (12754) 0009b220:00001009b220_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +12790 clk cpu0 MR4 06216008:000015216008_NS 00000003 +12790 clk cpu0 R X9 0000000000000003 +12791 clk cpu0 IS (12755) 0009b224:00001009b224_NS 34000249 O EL0t_n : CBZ w9,0x9b26c +12792 clk cpu0 IT (12756) 0009b228:00001009b228_NS 52800089 O EL0t_n : MOV w9,#4 +12792 clk cpu0 R X9 0000000000000004 +12793 clk cpu0 IT (12757) 0009b22c:00001009b22c_NS b9000109 O EL0t_n : STR w9,[x8,#0] +12793 clk cpu0 MW4 06216008:000015216008_NS 00000004 +12794 clk cpu0 IT (12758) 0009b230:00001009b230_NS 1400000f O EL0t_n : B 0x9b26c +12795 clk cpu0 IT (12759) 0009b26c:00001009b26c_NS 2a1303e0 O EL0t_n : MOV w0,w19 +12795 clk cpu0 R X0 0000000060000000 +12796 clk cpu0 IT (12760) 0009b270:00001009b270_NS a9427bf3 O EL0t_n : LDP x19,x30,[sp,#0x20] +12796 clk cpu0 MR8 03045900:000000845900_NS 00001fff_fff80000 +12796 clk cpu0 MR8 03045908:000000845908_NS 00000000_01000254 +12796 clk cpu0 R X19 00001FFFFFF80000 +12796 clk cpu0 R X30 0000000001000254 +12797 clk cpu0 IT (12761) 0009b274:00001009b274_NS a94153f5 O EL0t_n : LDP x21,x20,[sp,#0x10] +12797 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00028 +12797 clk cpu0 MR8 030458f8:0000008458f8_NS ff83ff83_ff83ff83 +12797 clk cpu0 R X20 FF83FF83FF83FF83 +12797 clk cpu0 R X21 0000000002F00028 +12798 clk cpu0 IT (12762) 0009b278:00001009b278_NS a8c35bf7 O EL0t_n : LDP x23,x22,[sp],#0x30 +12798 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +12798 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_90000000 +12798 clk cpu0 R SP_EL0 0000000003045910 +12798 clk cpu0 R X22 0000000090000000 +12798 clk cpu0 R X23 0000000000000000 +12799 clk cpu0 IT (12763) 0009b27c:00001009b27c_NS 14002ff3 O EL0t_n : B 0xa7248 +12800 clk cpu0 IT (12764) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +12800 clk cpu0 R cpsr 600003c0 +12800 clk cpu0 R NZCV 00000000:60000000 +12801 clk cpu0 IT (12765) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +12802 clk cpu0 IT (12766) 01000254 d2800040 O EL0t_n : MOV x0,#2 +12802 clk cpu0 R X0 0000000000000002 +12803 clk cpu0 IT (12767) 01000258 97c26aba O EL0t_n : BL 0x9ad40 +12803 clk cpu0 R X30 000000000100025C +12804 clk cpu0 IT (12768) 0009ad40:00001009ad40_NS a9bb6bfb O EL0t_n : STP x27,x26,[sp,#-0x50]! +12804 clk cpu0 MW8 030458c0:0000008458c0_NS 00010001_00010001 +12804 clk cpu0 MW8 030458c8:0000008458c8_NS ffe000ff_ffe000ff +12804 clk cpu0 R SP_EL0 00000000030458C0 +12805 clk cpu0 IT (12769) 0009ad44:00001009ad44_NS a90163f9 O EL0t_n : STP x25,x24,[sp,#0x10] +12805 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_0000003c +12805 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_00007c00 +12806 clk cpu0 IT (12770) 0009ad48:00001009ad48_NS a9025bf7 O EL0t_n : STP x23,x22,[sp,#0x20] +12806 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_00000000 +12806 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_90000000 +12807 clk cpu0 IT (12771) 0009ad4c:00001009ad4c_NS a90353f5 O EL0t_n : STP x21,x20,[sp,#0x30] +12807 clk cpu0 MW8 030458f0:0000008458f0_NS 00000000_02f00028 +12807 clk cpu0 MW8 030458f8:0000008458f8_NS ff83ff83_ff83ff83 +12808 clk cpu0 IT (12772) 0009ad50:00001009ad50_NS a9047bf3 O EL0t_n : STP x19,x30,[sp,#0x40] +12808 clk cpu0 MW8 03045900:000000845900_NS 00001fff_fff80000 +12808 clk cpu0 MW8 03045908:000000845908_NS 00000000_0100025c +12809 clk cpu0 IT (12773) 0009ad54:00001009ad54_NS 2a0003f5 O EL0t_n : MOV w21,w0 +12809 clk cpu0 R X21 0000000000000002 +12810 clk cpu0 IT (12774) 0009ad58:00001009ad58_NS 9400313a O EL0t_n : BL 0xa7240 +12810 clk cpu0 R X30 000000000009AD5C +12811 clk cpu0 IT (12775) 000a7240:0000100a7240_NS d53b4200 O EL0t_n : MRS x0,NZCV +12811 clk cpu0 R X0 0000000060000000 +12812 clk cpu0 IT (12776) 000a7244:0000100a7244_NS d65f03c0 O EL0t_n : RET +12813 clk cpu0 IT (12777) 0009ad5c:00001009ad5c_NS 2a0003f3 O EL0t_n : MOV w19,w0 +12813 clk cpu0 R X19 0000000060000000 +12814 clk cpu0 IT (12778) 0009ad60:00001009ad60_NS 94003140 O EL0t_n : BL 0xa7260 +12814 clk cpu0 R X30 000000000009AD64 +12815 clk cpu0 IT (12779) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +12815 clk cpu0 R X0 0000000000000000 +12816 clk cpu0 IT (12780) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +12816 clk cpu0 R cpsr 600007c0 +12817 clk cpu0 IT (12781) 0009ad64:00001009ad64_NS 90030bb8 O EL0t_n : ADRP x24,0x620ed64 +12817 clk cpu0 R cpsr 600003c0 +12817 clk cpu0 R X24 000000000620E000 +12818 clk cpu0 IT (12782) 0009ad68:00001009ad68_NS 91000318 O EL0t_n : ADD x24,x24,#0 +12818 clk cpu0 R X24 000000000620E000 +12819 clk cpu0 IT (12783) 0009ad6c:00001009ad6c_NS 52800308 O EL0t_n : MOV w8,#0x18 +12819 clk cpu0 R X8 0000000000000018 +12820 clk cpu0 IT (12784) 0009ad70:00001009ad70_NS 9ba86008 O EL0t_n : UMADDL x8,w0,w8,x24 +12820 clk cpu0 R X8 000000000620E000 +12821 clk cpu0 IT (12785) 0009ad74:00001009ad74_NS 52900009 O EL0t_n : MOV w9,#0x8000 +12821 clk cpu0 R X9 0000000000008000 +12822 clk cpu0 IT (12786) 0009ad78:00001009ad78_NS b8696908 O EL0t_n : LDR w8,[x8,x9] +12822 clk cpu0 MR4 06216000:000015216000_NS 00000002 +12822 clk cpu0 R X8 0000000000000002 +12823 clk cpu0 IT (12787) 0009ad7c:00001009ad7c_NS 6b15011f O EL0t_n : CMP w8,w21 +12823 clk cpu0 R cpsr 600003c0 +12824 clk cpu0 IS (12788) 0009ad80:00001009ad80_NS 540003e1 O EL0t_n : B.NE 0x9adfc +12825 clk cpu0 IT (12789) 0009ad84:00001009ad84_NS 2a0003f4 O EL0t_n : MOV w20,w0 +12825 clk cpu0 R X20 0000000000000000 +12826 clk cpu0 IT (12790) 0009ad88:00001009ad88_NS 52800308 O EL0t_n : MOV w8,#0x18 +12826 clk cpu0 R X8 0000000000000018 +12827 clk cpu0 IT (12791) 0009ad8c:00001009ad8c_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +12827 clk cpu0 R X8 000000000620E000 +12828 clk cpu0 IT (12792) 0009ad90:00001009ad90_NS 52900189 O EL0t_n : MOV w9,#0x800c +12828 clk cpu0 R X9 000000000000800C +12829 clk cpu0 IT (12793) 0009ad94:00001009ad94_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +12829 clk cpu0 R X8 000000000621600C +12830 clk cpu0 IT (12794) 0009ad98:00001009ad98_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +12830 clk cpu0 MR4 0621600c:00001521600c_NS 00000001 +12830 clk cpu0 R X9 0000000000000001 +12831 clk cpu0 IT (12795) 0009ad9c:00001009ad9c_NS 7100053f O EL0t_n : CMP w9,#1 +12831 clk cpu0 R cpsr 600003c0 +12832 clk cpu0 IS (12796) 0009ada0:00001009ada0_NS 540002e1 O EL0t_n : B.NE 0x9adfc +12833 clk cpu0 IT (12797) 0009ada4:00001009ada4_NS b900011f O EL0t_n : STR wzr,[x8,#0] +12833 clk cpu0 MW4 0621600c:00001521600c_NS 00000000 +12834 clk cpu0 IT (12798) 0009ada8:00001009ada8_NS 52800308 O EL0t_n : MOV w8,#0x18 +12834 clk cpu0 R X8 0000000000000018 +12835 clk cpu0 IT (12799) 0009adac:00001009adac_NS 52900109 O EL0t_n : MOV w9,#0x8008 +12835 clk cpu0 R X9 0000000000008008 +12836 clk cpu0 IT (12800) 0009adb0:00001009adb0_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +12836 clk cpu0 R X8 000000000620E000 +12837 clk cpu0 IT (12801) 0009adb4:00001009adb4_NS b8696908 O EL0t_n : LDR w8,[x8,x9] +12837 clk cpu0 MR4 06216008:000015216008_NS 00000004 +12837 clk cpu0 R X8 0000000000000004 +12838 clk cpu0 IT (12802) 0009adb8:00001009adb8_NS 2a1f03f9 O EL0t_n : MOV w25,wzr +12838 clk cpu0 R X25 0000000000000000 +12839 clk cpu0 IT (12803) 0009adbc:00001009adbc_NS 90030bf7 O EL0t_n : ADRP x23,0x6216dbc +12839 clk cpu0 R X23 0000000006216000 +12840 clk cpu0 IT (12804) 0009adc0:00001009adc0_NS f0017c76 O EL0t_n : ADRP x22,0x3029dc0 +12840 clk cpu0 R X22 0000000003029000 +12841 clk cpu0 IT (12805) 0009adc4:00001009adc4_NS 7100111f O EL0t_n : CMP w8,#4 +12841 clk cpu0 R cpsr 600003c0 +12842 clk cpu0 IS (12806) 0009adc8:00001009adc8_NS 54000988 O EL0t_n : B.HI 0x9aef8 +12843 clk cpu0 IT (12807) 0009adcc:00001009adcc_NS f0fffd89 O EL0t_n : ADRP x9,0x4ddcc +12843 clk cpu0 R X9 000000000004D000 +12844 clk cpu0 IT (12808) 0009add0:00001009add0_NS 913c0529 O EL0t_n : ADD x9,x9,#0xf01 +12844 clk cpu0 R X9 000000000004DF01 +12845 clk cpu0 IT (12809) 0009add4:00001009add4_NS 100000ca O EL0t_n : ADR x10,0x9adec +12845 clk cpu0 R X10 000000000009ADEC +12846 clk cpu0 IT (12810) 0009add8:00001009add8_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +12846 clk cpu0 MR1 0004df05:00001004df05_NS 3a +12846 clk cpu0 R X11 000000000000003A +12847 clk cpu0 IT (12811) 0009addc:00001009addc_NS 8b0b094a O EL0t_n : ADD x10,x10,x11,LSL #2 +12847 clk cpu0 R X10 000000000009AED4 +12848 clk cpu0 IT (12812) 0009ade0:00001009ade0_NS 2a1903fa O EL0t_n : MOV w26,w25 +12848 clk cpu0 R X26 0000000000000000 +12849 clk cpu0 IT (12813) 0009ade4:00001009ade4_NS 2a1903fb O EL0t_n : MOV w27,w25 +12849 clk cpu0 R X27 0000000000000000 +12850 clk cpu0 IT (12814) 0009ade8:00001009ade8_NS d61f0140 O EL0t_n : BR x10 +12850 clk cpu0 R cpsr 600007c0 +12851 clk cpu0 IT (12815) 0009aed4:00001009aed4_NS b940fae8 O EL0t_n : LDR w8,[x23,#0xf8] +12851 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +12851 clk cpu0 R cpsr 600003c0 +12851 clk cpu0 R X8 0000000000000003 +12852 clk cpu0 IS (12816) 0009aed8:00001009aed8_NS 340001a8 O EL0t_n : CBZ w8,0x9af0c +12853 clk cpu0 IT (12817) 0009aedc:00001009aedc_NS d0fffd81 O EL0t_n : ADRP x1,0x4cedc +12853 clk cpu0 R X1 000000000004C000 +12854 clk cpu0 IT (12818) 0009aee0:00001009aee0_NS 913fbc21 O EL0t_n : ADD x1,x1,#0xfef +12854 clk cpu0 R X1 000000000004CFEF +12855 clk cpu0 IT (12819) 0009aee4:00001009aee4_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +12855 clk cpu0 R X0 0000000000000000 +12856 clk cpu0 IT (12820) 0009aee8:00001009aee8_NS 2a1403e2 O EL0t_n : MOV w2,w20 +12856 clk cpu0 R X2 0000000000000000 +12857 clk cpu0 IT (12821) 0009aeec:00001009aeec_NS 2a1503e3 O EL0t_n : MOV w3,w21 +12857 clk cpu0 R X3 0000000000000002 +12858 clk cpu0 IT (12822) 0009aef0:00001009aef0_NS 94000577 O EL0t_n : BL 0x9c4cc +12858 clk cpu0 R X30 000000000009AEF4 +12859 clk cpu0 IT (12823) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +12859 clk cpu0 R SP_EL0 0000000003045830 +12860 clk cpu0 IT (12824) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +12860 clk cpu0 R X8 0000000006216000 +12861 clk cpu0 IT (12825) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +12861 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +12861 clk cpu0 R X8 0000000000000003 +12862 clk cpu0 IT (12826) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +12862 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000002 +12862 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_00000000 +12863 clk cpu0 IT (12827) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +12863 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_60000000 +12863 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_0009aef4 +12864 clk cpu0 IT (12828) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +12864 clk cpu0 MW8 03045830:000000845830_NS 00000000_00000000 +12864 clk cpu0 MW8 03045838:000000845838_NS 00000000_00000002 +12865 clk cpu0 IT (12829) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +12865 clk cpu0 R cpsr 200003c0 +12866 clk cpu0 IT (12830) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +12866 clk cpu0 MW8 03045840:000000845840_NS dddddddd_dddddddc +12866 clk cpu0 MW8 03045848:000000845848_NS f800f800_f800f800 +12867 clk cpu0 IT (12831) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +12867 clk cpu0 MW8 03045850:000000845850_NS 00000000_90000000 +12867 clk cpu0 MW8 03045858:000000845858_NS 03ff8000_03ff8000 +12868 clk cpu0 IT (12832) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +12868 clk cpu0 MW8 03045890:000000845890_NS 00000000_00000000 +12868 clk cpu0 MW8 03045898:000000845898_NS 00000000_00000000 +12869 clk cpu0 IT (12833) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +12869 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +12869 clk cpu0 MW8 03045888:000000845888_NS 00000000_00000000 +12870 clk cpu0 IS (12834) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +12871 clk cpu0 IT (12835) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +12871 clk cpu0 R X20 0000000003008000 +12872 clk cpu0 IT (12836) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +12872 clk cpu0 R X20 0000000003008528 +12873 clk cpu0 IT (12837) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +12873 clk cpu0 R X0 0000000003008528 +12874 clk cpu0 IT (12838) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +12874 clk cpu0 R X19 000000000004CFEF +12875 clk cpu0 IT (12839) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +12875 clk cpu0 R X30 000000000009C510 +12876 clk cpu0 IT (12840) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +12876 clk cpu0 R X8 0000000006216000 +12877 clk cpu0 IT (12841) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +12877 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +12877 clk cpu0 R X8 0000000000000001 +12878 clk cpu0 IT (12842) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +12878 clk cpu0 R cpsr 800003c0 +12879 clk cpu0 IT (12843) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +12880 clk cpu0 IT (12844) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +12881 clk cpu0 IT (12845) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +12881 clk cpu0 R X9 0000000003045830 +12882 clk cpu0 IT (12846) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +12882 clk cpu0 R X8 00000000FFFFFFD0 +12883 clk cpu0 IT (12847) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +12883 clk cpu0 R X10 00000000030458C0 +12884 clk cpu0 IT (12848) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +12884 clk cpu0 R X9 0000000003045860 +12885 clk cpu0 IT (12849) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +12885 clk cpu0 R X0 0000000000000000 +12886 clk cpu0 IT (12850) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +12886 clk cpu0 R X1 0000000000000000 +12887 clk cpu0 IT (12851) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +12887 clk cpu0 R X2 0000000000000000 +12888 clk cpu0 IT (12852) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +12888 clk cpu0 MW8 03045898:000000845898_NS 00000000_ffffffd0 +12889 clk cpu0 IT (12853) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +12889 clk cpu0 MW8 03045880:000000845880_NS 00000000_030458c0 +12889 clk cpu0 MW8 03045888:000000845888_NS 00000000_03045860 +12890 clk cpu0 IT (12854) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +12891 clk cpu0 IT (12855) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +12891 clk cpu0 MR8 03045888:000000845888_NS 00000000_03045860 +12891 clk cpu0 MR8 03045890:000000845890_NS 00000000_00000000 +12891 clk cpu0 R X8 0000000000000000 +12891 clk cpu0 R X10 0000000003045860 +12892 clk cpu0 IT (12856) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +12892 clk cpu0 MR8 03045880:000000845880_NS 00000000_030458c0 +12892 clk cpu0 R X9 00000000030458C0 +12893 clk cpu0 IT (12857) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +12893 clk cpu0 MR8 03045898:000000845898_NS 00000000_ffffffd0 +12893 clk cpu0 R X11 00000000FFFFFFD0 +12894 clk cpu0 IT (12858) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +12894 clk cpu0 R X21 0000000000000000 +12895 clk cpu0 IT (12859) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +12895 clk cpu0 R X1 0000000003045860 +12896 clk cpu0 IT (12860) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +12896 clk cpu0 R X0 000000000004CFEF +12897 clk cpu0 IT (12861) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +12897 clk cpu0 MW8 03045868:000000845868_NS 00000000_03045860 +12897 clk cpu0 MW8 03045870:000000845870_NS 00000000_00000000 +12898 clk cpu0 IT (12862) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +12898 clk cpu0 MW8 03045860:000000845860_NS 00000000_030458c0 +12899 clk cpu0 IT (12863) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +12899 clk cpu0 MW8 03045878:000000845878_NS 00000000_ffffffd0 +12900 clk cpu0 IT (12864) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +12900 clk cpu0 R X30 000000000009C560 +12901 clk cpu0 IT (12865) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +12901 clk cpu0 R SP_EL0 0000000003045790 +12902 clk cpu0 IT (12866) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +12902 clk cpu0 MW8 03045820:000000845820_NS 00000000_0004cfef +12902 clk cpu0 MW8 03045828:000000845828_NS 00000000_0009c560 +12903 clk cpu0 IT (12867) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +12903 clk cpu0 R X19 0000000003045860 +12904 clk cpu0 IT (12868) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +12904 clk cpu0 R X1 000000000004C000 +12905 clk cpu0 IT (12869) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +12905 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +12905 clk cpu0 MW8 03045818:000000845818_NS 00000000_03008528 +12906 clk cpu0 IT (12870) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +12906 clk cpu0 R X20 000000000004CFEF +12907 clk cpu0 IT (12871) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +12907 clk cpu0 R X1 000000000004C00B +12908 clk cpu0 IT (12872) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +12908 clk cpu0 R X0 0000000003045794 +12909 clk cpu0 IT (12873) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +12909 clk cpu0 R X2 000000000000003B +12910 clk cpu0 IT (12874) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +12910 clk cpu0 MW8 030457d0:0000008457d0_NS ff7fff7f_ff7fff7f +12911 clk cpu0 IT (12875) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +12911 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +12911 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_00000000 +12912 clk cpu0 IT (12876) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +12912 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_00000000 +12912 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0620e000 +12913 clk cpu0 IT (12877) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +12913 clk cpu0 MW8 03045800:000000845800_NS 00000000_06216000 +12913 clk cpu0 MW8 03045808:000000845808_NS 00000000_03029000 +12914 clk cpu0 IT (12878) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +12914 clk cpu0 R X30 0000000000092B80 +12915 clk cpu0 IT (12879) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +12915 clk cpu0 MW8 03045780:000000845780_NS 00000000_03045860 +12915 clk cpu0 MW8 03045788:000000845788_NS 00000000_00092b80 +12915 clk cpu0 R SP_EL0 0000000003045780 +12916 clk cpu0 IT (12880) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +12916 clk cpu0 R X19 0000000003045794 +12917 clk cpu0 IT (12881) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +12917 clk cpu0 R X30 00000000000104DC +12918 clk cpu0 IT (12882) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +12918 clk cpu0 R cpsr 200003c0 +12919 clk cpu0 IS (12883) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +12920 clk cpu0 IT (12884) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +12920 clk cpu0 R cpsr 400003c0 +12921 clk cpu0 IT (12885) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +12922 clk cpu0 IT (12886) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +12922 clk cpu0 R cpsr 000003c0 +12922 clk cpu0 R X10 0000000000000003 +12923 clk cpu0 IS (12887) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +12924 clk cpu0 IT (12888) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +12924 clk cpu0 R X9 0000000000000020 +12925 clk cpu0 IT (12889) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +12925 clk cpu0 R X8 000000000004C008 +12926 clk cpu0 IT (12890) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +12926 clk cpu0 R cpsr 200003c0 +12927 clk cpu0 IT (12891) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +12927 clk cpu0 R X9 0000000000000008 +12928 clk cpu0 IS (12892) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +12929 clk cpu0 IT (12893) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +12929 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +12929 clk cpu0 R X12 000000000A00000A +12930 clk cpu0 IT (12894) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +12930 clk cpu0 R X10 0000000000000018 +12931 clk cpu0 IT (12895) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +12931 clk cpu0 R X11 000000000000003B +12932 clk cpu0 IT (12896) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12932 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +12932 clk cpu0 R X8 000000000004C00C +12932 clk cpu0 R X13 000000006F727245 +12933 clk cpu0 IT (12897) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12933 clk cpu0 R X12 000000000000000A +12934 clk cpu0 IT (12898) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12934 clk cpu0 R X11 0000000000000037 +12935 clk cpu0 IT (12899) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12935 clk cpu0 R cpsr 200003c0 +12936 clk cpu0 IT (12900) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12936 clk cpu0 R X14 0000000072724500 +12937 clk cpu0 IT (12901) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12937 clk cpu0 R X12 000000007272450A +12938 clk cpu0 IT (12902) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12938 clk cpu0 MW4 03045794:000000845794_NS 7272450a +12938 clk cpu0 R X0 0000000003045798 +12939 clk cpu0 IT (12903) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12939 clk cpu0 R X12 000000006F727245 +12940 clk cpu0 IT (12904) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12941 clk cpu0 IT (12905) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12941 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +12941 clk cpu0 R X8 000000000004C010 +12941 clk cpu0 R X13 0000000049203A72 +12942 clk cpu0 IT (12906) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12942 clk cpu0 R X12 000000000000006F +12943 clk cpu0 IT (12907) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12943 clk cpu0 R X11 0000000000000033 +12944 clk cpu0 IT (12908) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12944 clk cpu0 R cpsr 200003c0 +12945 clk cpu0 IT (12909) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12945 clk cpu0 R X14 00000000203A7200 +12946 clk cpu0 IT (12910) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12946 clk cpu0 R X12 00000000203A726F +12947 clk cpu0 IT (12911) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12947 clk cpu0 MW4 03045798:000000845798_NS 203a726f +12947 clk cpu0 R X0 000000000304579C +12948 clk cpu0 IT (12912) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12948 clk cpu0 R X12 0000000049203A72 +12949 clk cpu0 IT (12913) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12950 clk cpu0 IT (12914) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12950 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +12950 clk cpu0 R X8 000000000004C014 +12950 clk cpu0 R X13 0000000067656C6C +12951 clk cpu0 IT (12915) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12951 clk cpu0 R X12 0000000000000049 +12952 clk cpu0 IT (12916) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12952 clk cpu0 R X11 000000000000002F +12953 clk cpu0 IT (12917) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12953 clk cpu0 R cpsr 200003c0 +12954 clk cpu0 IT (12918) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12954 clk cpu0 R X14 00000000656C6C00 +12955 clk cpu0 IT (12919) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12955 clk cpu0 R X12 00000000656C6C49 +12956 clk cpu0 IT (12920) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12956 clk cpu0 MW4 0304579c:00000084579c_NS 656c6c49 +12956 clk cpu0 R X0 00000000030457A0 +12957 clk cpu0 IT (12921) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12957 clk cpu0 R X12 0000000067656C6C +12958 clk cpu0 IT (12922) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12959 clk cpu0 IT (12923) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12959 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +12959 clk cpu0 R X8 000000000004C018 +12959 clk cpu0 R X13 0000000066206C61 +12960 clk cpu0 IT (12924) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12960 clk cpu0 R X12 0000000000000067 +12961 clk cpu0 IT (12925) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12961 clk cpu0 R X11 000000000000002B +12962 clk cpu0 IT (12926) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12962 clk cpu0 R cpsr 200003c0 +12963 clk cpu0 IT (12927) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12963 clk cpu0 R X14 00000000206C6100 +12964 clk cpu0 IT (12928) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12964 clk cpu0 R X12 00000000206C6167 +12965 clk cpu0 IT (12929) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12965 clk cpu0 MW4 030457a0:0000008457a0_NS 206c6167 +12965 clk cpu0 R X0 00000000030457A4 +12966 clk cpu0 IT (12930) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12966 clk cpu0 R X12 0000000066206C61 +12967 clk cpu0 IT (12931) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12968 clk cpu0 IT (12932) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12968 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +12968 clk cpu0 R X8 000000000004C01C +12968 clk cpu0 R X13 00000000616D726F +12969 clk cpu0 IT (12933) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12969 clk cpu0 R X12 0000000000000066 +12970 clk cpu0 IT (12934) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12970 clk cpu0 R X11 0000000000000027 +12971 clk cpu0 IT (12935) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12971 clk cpu0 R cpsr 200003c0 +12972 clk cpu0 IT (12936) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12972 clk cpu0 R X14 000000006D726F00 +12973 clk cpu0 IT (12937) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12973 clk cpu0 R X12 000000006D726F66 +12974 clk cpu0 IT (12938) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12974 clk cpu0 MW4 030457a4:0000008457a4_NS 6d726f66 +12974 clk cpu0 R X0 00000000030457A8 +12975 clk cpu0 IT (12939) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12975 clk cpu0 R X12 00000000616D726F +12976 clk cpu0 IT (12940) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12977 clk cpu0 IT (12941) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12977 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +12977 clk cpu0 R X8 000000000004C020 +12977 clk cpu0 R X13 0000000070732074 +12978 clk cpu0 IT (12942) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12978 clk cpu0 R X12 0000000000000061 +12979 clk cpu0 IT (12943) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12979 clk cpu0 R X11 0000000000000023 +12980 clk cpu0 IT (12944) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12980 clk cpu0 R cpsr 200003c0 +12981 clk cpu0 IT (12945) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12981 clk cpu0 R X14 0000000073207400 +12982 clk cpu0 IT (12946) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12982 clk cpu0 R X12 0000000073207461 +12983 clk cpu0 IT (12947) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12983 clk cpu0 MW4 030457a8:0000008457a8_NS 73207461 +12983 clk cpu0 R X0 00000000030457AC +12984 clk cpu0 IT (12948) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12984 clk cpu0 R X12 0000000070732074 +12985 clk cpu0 IT (12949) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12986 clk cpu0 IT (12950) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12986 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +12986 clk cpu0 R X8 000000000004C024 +12986 clk cpu0 R X13 0000000066696365 +12987 clk cpu0 IT (12951) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12987 clk cpu0 R X12 0000000000000070 +12988 clk cpu0 IT (12952) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12988 clk cpu0 R X11 000000000000001F +12989 clk cpu0 IT (12953) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12989 clk cpu0 R cpsr 200003c0 +12990 clk cpu0 IT (12954) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12990 clk cpu0 R X14 0000000069636500 +12991 clk cpu0 IT (12955) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +12991 clk cpu0 R X12 0000000069636570 +12992 clk cpu0 IT (12956) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +12992 clk cpu0 MW4 030457ac:0000008457ac_NS 69636570 +12992 clk cpu0 R X0 00000000030457B0 +12993 clk cpu0 IT (12957) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +12993 clk cpu0 R X12 0000000066696365 +12994 clk cpu0 IT (12958) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +12995 clk cpu0 IT (12959) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +12995 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +12995 clk cpu0 R X8 000000000004C028 +12995 clk cpu0 R X13 0000000020726569 +12996 clk cpu0 IT (12960) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +12996 clk cpu0 R X12 0000000000000066 +12997 clk cpu0 IT (12961) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +12997 clk cpu0 R X11 000000000000001B +12998 clk cpu0 IT (12962) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +12998 clk cpu0 R cpsr 200003c0 +12999 clk cpu0 IT (12963) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +12999 clk cpu0 R X14 0000000072656900 +13000 clk cpu0 IT (12964) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13000 clk cpu0 R X12 0000000072656966 +13001 clk cpu0 IT (12965) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13001 clk cpu0 MW4 030457b0:0000008457b0_NS 72656966 +13001 clk cpu0 R X0 00000000030457B4 +13002 clk cpu0 IT (12966) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13002 clk cpu0 R X12 0000000020726569 +13003 clk cpu0 IT (12967) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13004 clk cpu0 IT (12968) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13004 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +13004 clk cpu0 R X8 000000000004C02C +13004 clk cpu0 R X13 0000000064657375 +13005 clk cpu0 IT (12969) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13005 clk cpu0 R X12 0000000000000020 +13006 clk cpu0 IT (12970) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13006 clk cpu0 R X11 0000000000000017 +13007 clk cpu0 IT (12971) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13007 clk cpu0 R cpsr 200003c0 +13008 clk cpu0 IT (12972) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13008 clk cpu0 R X14 0000000065737500 +13009 clk cpu0 IT (12973) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13009 clk cpu0 R X12 0000000065737520 +13010 clk cpu0 IT (12974) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13010 clk cpu0 MW4 030457b4:0000008457b4_NS 65737520 +13010 clk cpu0 R X0 00000000030457B8 +13011 clk cpu0 IT (12975) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13011 clk cpu0 R X12 0000000064657375 +13012 clk cpu0 IT (12976) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13013 clk cpu0 IT (12977) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13013 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +13013 clk cpu0 R X8 000000000004C030 +13013 clk cpu0 R X13 000000005F27203A +13014 clk cpu0 IT (12978) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13014 clk cpu0 R X12 0000000000000064 +13015 clk cpu0 IT (12979) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13015 clk cpu0 R X11 0000000000000013 +13016 clk cpu0 IT (12980) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13016 clk cpu0 R cpsr 200003c0 +13017 clk cpu0 IT (12981) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13017 clk cpu0 R X14 0000000027203A00 +13018 clk cpu0 IT (12982) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13018 clk cpu0 R X12 0000000027203A64 +13019 clk cpu0 IT (12983) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13019 clk cpu0 MW4 030457b8:0000008457b8_NS 27203a64 +13019 clk cpu0 R X0 00000000030457BC +13020 clk cpu0 IT (12984) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13020 clk cpu0 R X12 000000005F27203A +13021 clk cpu0 IT (12985) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13022 clk cpu0 IT (12986) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13022 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +13022 clk cpu0 R X8 000000000004C034 +13022 clk cpu0 R X13 0000000045202E27 +13023 clk cpu0 IT (12987) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13023 clk cpu0 R X12 000000000000005F +13024 clk cpu0 IT (12988) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13024 clk cpu0 R X11 000000000000000F +13025 clk cpu0 IT (12989) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13025 clk cpu0 R cpsr 200003c0 +13026 clk cpu0 IT (12990) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13026 clk cpu0 R X14 00000000202E2700 +13027 clk cpu0 IT (12991) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13027 clk cpu0 R X12 00000000202E275F +13028 clk cpu0 IT (12992) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13028 clk cpu0 MW4 030457bc:0000008457bc_NS 202e275f +13028 clk cpu0 R X0 00000000030457C0 +13029 clk cpu0 IT (12993) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13029 clk cpu0 R X12 0000000045202E27 +13030 clk cpu0 IT (12994) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13031 clk cpu0 IT (12995) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13031 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +13031 clk cpu0 R X8 000000000004C038 +13031 clk cpu0 R X13 000000006E69646E +13032 clk cpu0 IT (12996) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13032 clk cpu0 R X12 0000000000000045 +13033 clk cpu0 IT (12997) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13033 clk cpu0 R X11 000000000000000B +13034 clk cpu0 IT (12998) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13034 clk cpu0 R cpsr 200003c0 +13035 clk cpu0 IT (12999) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13035 clk cpu0 R X14 0000000069646E00 +13036 clk cpu0 IT (13000) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13036 clk cpu0 R X12 0000000069646E45 +13037 clk cpu0 IT (13001) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13037 clk cpu0 MW4 030457c0:0000008457c0_NS 69646e45 +13037 clk cpu0 R X0 00000000030457C4 +13038 clk cpu0 IT (13002) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13038 clk cpu0 R X12 000000006E69646E +13039 clk cpu0 IT (13003) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13040 clk cpu0 IT (13004) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13040 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +13040 clk cpu0 R X8 000000000004C03C +13040 clk cpu0 R X13 0000000065542067 +13041 clk cpu0 IT (13005) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13041 clk cpu0 R X12 000000000000006E +13042 clk cpu0 IT (13006) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13042 clk cpu0 R X11 0000000000000007 +13043 clk cpu0 IT (13007) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13043 clk cpu0 R cpsr 200003c0 +13044 clk cpu0 IT (13008) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13044 clk cpu0 R X14 0000000054206700 +13045 clk cpu0 IT (13009) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13045 clk cpu0 R X12 000000005420676E +13046 clk cpu0 IT (13010) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13046 clk cpu0 MW4 030457c4:0000008457c4_NS 5420676e +13046 clk cpu0 R X0 00000000030457C8 +13047 clk cpu0 IT (13011) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13047 clk cpu0 R X12 0000000065542067 +13048 clk cpu0 IT (13012) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13049 clk cpu0 IT (13013) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +13049 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +13049 clk cpu0 R X8 000000000004C040 +13049 clk cpu0 R X13 000000000A2E7473 +13050 clk cpu0 IT (13014) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +13050 clk cpu0 R X12 0000000000000065 +13051 clk cpu0 IT (13015) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +13051 clk cpu0 R X11 0000000000000003 +13052 clk cpu0 IT (13016) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +13052 clk cpu0 R cpsr 600003c0 +13053 clk cpu0 IT (13017) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +13053 clk cpu0 R X14 000000002E747300 +13054 clk cpu0 IT (13018) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +13054 clk cpu0 R X12 000000002E747365 +13055 clk cpu0 IT (13019) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +13055 clk cpu0 MW4 030457c8:0000008457c8_NS 2e747365 +13055 clk cpu0 R X0 00000000030457CC +13056 clk cpu0 IT (13020) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +13056 clk cpu0 R X12 000000000A2E7473 +13057 clk cpu0 IS (13021) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +13058 clk cpu0 IT (13022) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +13058 clk cpu0 R X2 0000000000000003 +13059 clk cpu0 IT (13023) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +13059 clk cpu0 R X9 0000000000000001 +13060 clk cpu0 IT (13024) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +13060 clk cpu0 R X8 000000000004C03F +13061 clk cpu0 IT (13025) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +13061 clk cpu0 R X1 000000000004C043 +13062 clk cpu0 IT (13026) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +13062 clk cpu0 R cpsr 200003c0 +13063 clk cpu0 IS (13027) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +13064 clk cpu0 IT (13028) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +13064 clk cpu0 MR1 0004c043:00001004c043_NS 0a +13064 clk cpu0 R X8 000000000000000A +13065 clk cpu0 IT (13029) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +13065 clk cpu0 MW1 030457cc:0000008457cc_NS 0a +13066 clk cpu0 IS (13030) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +13067 clk cpu0 IT (13031) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +13067 clk cpu0 MR1 0004c044:00001004c044_NS 00 +13067 clk cpu0 R X8 0000000000000000 +13068 clk cpu0 IT (13032) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +13068 clk cpu0 R cpsr 600003c0 +13069 clk cpu0 IT (13033) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +13069 clk cpu0 MW1 030457cd:0000008457cd_NS 00 +13070 clk cpu0 IS (13034) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +13071 clk cpu0 IT (13035) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +13071 clk cpu0 MR1 0004c045:00001004c045_NS 00 +13071 clk cpu0 R X8 0000000000000000 +13072 clk cpu0 IT (13036) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +13072 clk cpu0 MW1 030457ce:0000008457ce_NS 00 +13073 clk cpu0 IT (13037) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +13074 clk cpu0 IT (13038) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +13074 clk cpu0 R X0 0000000003045794 +13075 clk cpu0 IT (13039) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +13075 clk cpu0 MR8 03045780:000000845780_NS 00000000_03045860 +13075 clk cpu0 MR8 03045788:000000845788_NS 00000000_00092b80 +13075 clk cpu0 R SP_EL0 0000000003045790 +13075 clk cpu0 R X19 0000000003045860 +13075 clk cpu0 R X30 0000000000092B80 +13076 clk cpu0 IT (13040) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +13077 clk cpu0 IT (13041) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +13077 clk cpu0 R X22 000000000004C000 +13078 clk cpu0 IT (13042) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +13078 clk cpu0 R X23 000000000004C000 +13079 clk cpu0 IT (13043) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +13079 clk cpu0 R X26 0000000000000000 +13080 clk cpu0 IT (13044) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +13080 clk cpu0 R X21 0000000003029000 +13081 clk cpu0 IT (13045) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +13081 clk cpu0 R X22 000000000004C108 +13082 clk cpu0 IT (13046) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +13082 clk cpu0 R X23 000000000004C129 +13083 clk cpu0 IT (13047) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +13083 clk cpu0 R X24 0000000003041000 +13084 clk cpu0 IT (13048) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +13084 clk cpu0 R X25 0000000006216000 +13085 clk cpu0 IT (13049) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +13086 clk cpu0 IT (13050) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13086 clk cpu0 MR1 0004cfef:00001004cfef_NS 0a +13086 clk cpu0 R X8 000000000000000A +13087 clk cpu0 IT (13051) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13087 clk cpu0 R cpsr 800003c0 +13088 clk cpu0 IS (13052) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13089 clk cpu0 IS (13053) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13090 clk cpu0 IT (13054) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +13090 clk cpu0 R cpsr 000003c0 +13091 clk cpu0 IT (13055) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +13092 clk cpu0 IT (13056) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13092 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13092 clk cpu0 R X9 0000000013000000 +13093 clk cpu0 IT (13057) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +13093 clk cpu0 R X27 000000000004CFEF +13094 clk cpu0 IT (13058) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +13094 clk cpu0 R X20 000000000004CFF0 +TUBE CPU0: +13095 clk cpu0 IT (13059) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +13095 clk cpu0 MW1 13000000:000013000000_NS 0a +13096 clk cpu0 IT (13060) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13096 clk cpu0 MR1 0004cff0:00001004cff0_NS 3e +13096 clk cpu0 R X8 000000000000003E +13097 clk cpu0 IT (13061) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13097 clk cpu0 R cpsr 200003c0 +13098 clk cpu0 IS (13062) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13099 clk cpu0 IS (13063) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13100 clk cpu0 IT (13064) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +13100 clk cpu0 R cpsr 400003c0 +13101 clk cpu0 IS (13065) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +13102 clk cpu0 IT (13066) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +13102 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +13102 clk cpu0 R X8 0000000000000000 +13103 clk cpu0 IT (13067) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +13103 clk cpu0 MR8 0004cff0:00001004cff0_NS 3a782555_50433e3e +13103 clk cpu0 R X0 3A78255550433E3E +13104 clk cpu0 IT (13068) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +13104 clk cpu0 R cpsr 800003c0 +13105 clk cpu0 IT (13069) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +13106 clk cpu0 IT (13070) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +13106 clk cpu0 R X27 0000000000000000 +13107 clk cpu0 IT (13071) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +13107 clk cpu0 R X28 000000000004CFF0 +13108 clk cpu0 IT (13072) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +13108 clk cpu0 R X8 00000000FFFFFFF8 +13109 clk cpu0 IT (13073) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13109 clk cpu0 R cpsr 000003c0 +13109 clk cpu0 R X9 000000000000003E +13110 clk cpu0 IS (13074) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13111 clk cpu0 IT (13075) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13111 clk cpu0 R cpsr 200003c0 +13112 clk cpu0 IS (13076) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13113 clk cpu0 IT (13077) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13113 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13113 clk cpu0 R X9 0000000013000000 +13114 clk cpu0 IT (13078) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13114 clk cpu0 R cpsr 800003c0 +13114 clk cpu0 R X8 00000000FFFFFFF9 +13115 clk cpu0 IT (13079) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13115 clk cpu0 MW1 13000000:000013000000_NS 3e +13116 clk cpu0 IT (13080) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13116 clk cpu0 R X0 003A78255550433E +13117 clk cpu0 IT (13081) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13118 clk cpu0 IT (13082) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13118 clk cpu0 R cpsr 000003c0 +13118 clk cpu0 R X9 000000000000003E +13119 clk cpu0 IS (13083) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13120 clk cpu0 IT (13084) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13120 clk cpu0 R cpsr 200003c0 +13121 clk cpu0 IS (13085) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13122 clk cpu0 IT (13086) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13122 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13122 clk cpu0 R X9 0000000013000000 +13123 clk cpu0 IT (13087) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13123 clk cpu0 R cpsr 800003c0 +13123 clk cpu0 R X8 00000000FFFFFFFA +13124 clk cpu0 IT (13088) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13124 clk cpu0 MW1 13000000:000013000000_NS 3e +13125 clk cpu0 IT (13089) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13125 clk cpu0 R X0 00003A7825555043 +13126 clk cpu0 IT (13090) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13127 clk cpu0 IT (13091) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13127 clk cpu0 R cpsr 000003c0 +13127 clk cpu0 R X9 0000000000000043 +13128 clk cpu0 IS (13092) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13129 clk cpu0 IT (13093) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13129 clk cpu0 R cpsr 200003c0 +13130 clk cpu0 IS (13094) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13131 clk cpu0 IT (13095) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13131 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13131 clk cpu0 R X9 0000000013000000 +13132 clk cpu0 IT (13096) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13132 clk cpu0 R cpsr 800003c0 +13132 clk cpu0 R X8 00000000FFFFFFFB +13133 clk cpu0 IT (13097) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13133 clk cpu0 MW1 13000000:000013000000_NS 43 +13134 clk cpu0 IT (13098) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13134 clk cpu0 R X0 0000003A78255550 +13135 clk cpu0 IT (13099) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13136 clk cpu0 IT (13100) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13136 clk cpu0 R cpsr 000003c0 +13136 clk cpu0 R X9 0000000000000050 +13137 clk cpu0 IS (13101) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13138 clk cpu0 IT (13102) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13138 clk cpu0 R cpsr 200003c0 +13139 clk cpu0 IS (13103) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13140 clk cpu0 IT (13104) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13140 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13140 clk cpu0 R X9 0000000013000000 +13141 clk cpu0 IT (13105) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13141 clk cpu0 R cpsr 800003c0 +13141 clk cpu0 R X8 00000000FFFFFFFC +13142 clk cpu0 IT (13106) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13142 clk cpu0 MW1 13000000:000013000000_NS 50 +13143 clk cpu0 IT (13107) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13143 clk cpu0 R X0 000000003A782555 +13144 clk cpu0 IT (13108) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13145 clk cpu0 IT (13109) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13145 clk cpu0 R cpsr 000003c0 +13145 clk cpu0 R X9 0000000000000055 +13146 clk cpu0 IS (13110) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13147 clk cpu0 IT (13111) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13147 clk cpu0 R cpsr 200003c0 +13148 clk cpu0 IS (13112) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13149 clk cpu0 IT (13113) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13149 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13149 clk cpu0 R X9 0000000013000000 +13150 clk cpu0 IT (13114) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13150 clk cpu0 R cpsr 800003c0 +13150 clk cpu0 R X8 00000000FFFFFFFD +13151 clk cpu0 IT (13115) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13151 clk cpu0 MW1 13000000:000013000000_NS 55 +13152 clk cpu0 IT (13116) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13152 clk cpu0 R X0 00000000003A7825 +13153 clk cpu0 IT (13117) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13154 clk cpu0 IT (13118) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13154 clk cpu0 R cpsr 000003c0 +13154 clk cpu0 R X9 0000000000000025 +13155 clk cpu0 IS (13119) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13156 clk cpu0 IT (13120) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13156 clk cpu0 R cpsr 600003c0 +13157 clk cpu0 IT (13121) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13158 clk cpu0 IT (13122) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +13158 clk cpu0 R X8 00000000FFFFFFFD +13159 clk cpu0 IT (13123) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +13159 clk cpu0 R X9 0000000000000004 +13160 clk cpu0 IT (13124) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +13160 clk cpu0 R X9 000000000004CFF4 +13161 clk cpu0 IT (13125) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +13161 clk cpu0 R cpsr 200003c0 +13162 clk cpu0 IT (13126) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +13162 clk cpu0 R X27 000000000004CFF4 +13163 clk cpu0 IT (13127) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +13163 clk cpu0 R X20 000000000004CFF5 +13164 clk cpu0 IT (13128) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +13165 clk cpu0 IT (13129) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13165 clk cpu0 MR1 0004cff5:00001004cff5_NS 25 +13165 clk cpu0 R X8 0000000000000025 +13166 clk cpu0 IT (13130) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13166 clk cpu0 R cpsr 600003c0 +13167 clk cpu0 IT (13131) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13168 clk cpu0 IT (13132) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +13168 clk cpu0 MW4 03029734:000000829734_NS 00000000 +13169 clk cpu0 IT (13133) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +13169 clk cpu0 R X27 000000000004CFF5 +13170 clk cpu0 IT (13134) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +13170 clk cpu0 MR1 0004cff6:00001004cff6_NS 78 +13170 clk cpu0 R X27 000000000004CFF6 +13170 clk cpu0 R X28 0000000000000078 +13171 clk cpu0 IT (13135) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +13171 clk cpu0 R cpsr 200003c0 +13172 clk cpu0 IS (13136) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +13173 clk cpu0 IT (13137) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +13174 clk cpu0 IT (13138) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +13174 clk cpu0 R X8 0000000000000020 +13175 clk cpu0 IT (13139) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +13175 clk cpu0 R cpsr 600003c0 +13176 clk cpu0 IS (13140) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +13177 clk cpu0 IT (13141) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +13177 clk cpu0 R X9 0000000000092CE0 +13178 clk cpu0 IT (13142) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +13178 clk cpu0 MR1 0004c128:00001004c128_NS 00 +13178 clk cpu0 R X10 0000000000000000 +13179 clk cpu0 IT (13143) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +13179 clk cpu0 R X9 0000000000092CE0 +13180 clk cpu0 IT (13144) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +13180 clk cpu0 R cpsr 600007c0 +13181 clk cpu0 IT (13145) 00092ce0:000010092ce0_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +13181 clk cpu0 MR4 03045878:000000845878_NS ffffffd0 +13181 clk cpu0 R cpsr 600003c0 +13181 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +13182 clk cpu0 IS (13146) 00092ce4:000010092ce4_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92cf8 +13183 clk cpu0 IT (13147) 00092ce8:000010092ce8_NS 11002109 O EL0t_n : ADD w9,w8,#8 +13183 clk cpu0 R X9 00000000FFFFFFD8 +13184 clk cpu0 IT (13148) 00092cec:000010092cec_NS 7100013f O EL0t_n : CMP w9,#0 +13184 clk cpu0 R cpsr a00003c0 +13185 clk cpu0 IT (13149) 00092cf0:000010092cf0_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +13185 clk cpu0 MW4 03045878:000000845878_NS ffffffd8 +13186 clk cpu0 IT (13150) 00092cf4:000010092cf4_NS 54000cad O EL0t_n : B.LE 0x92e88 +13187 clk cpu0 IT (13151) 00092e88:000010092e88_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +13187 clk cpu0 MR8 03045868:000000845868_NS 00000000_03045860 +13187 clk cpu0 R X9 0000000003045860 +13188 clk cpu0 IT (13152) 00092e8c:000010092e8c_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +13188 clk cpu0 R X8 0000000003045830 +13189 clk cpu0 IT (13153) 00092e90:000010092e90_NS 17ffff9d O EL0t_n : B 0x92d04 +13190 clk cpu0 IT (13154) 00092d04:000010092d04_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +13190 clk cpu0 MR8 03045830:000000845830_NS 00000000_00000000 +13190 clk cpu0 R X0 0000000000000000 +13191 clk cpu0 IT (13155) 00092d08:000010092d08_NS 52800201 O EL0t_n : MOV w1,#0x10 +13191 clk cpu0 R X1 0000000000000010 +13192 clk cpu0 IT (13156) 00092d0c:000010092d0c_NS 94000a58 O EL0t_n : BL 0x9566c +13192 clk cpu0 R X30 0000000000092D10 +13193 clk cpu0 IT (13157) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +13193 clk cpu0 R SP_EL0 0000000003045770 +13194 clk cpu0 IT (13158) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +13194 clk cpu0 R X8 3030303030303030 +13195 clk cpu0 IT (13159) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +13195 clk cpu0 MW8 03045778:000000845778_NS 30303030_30303030 +13195 clk cpu0 MW8 03045780:000000845780_NS 30303030_30303030 +13196 clk cpu0 IT (13160) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +13196 clk cpu0 MW4 03045788:000000845788_NS 30303030 +13197 clk cpu0 IT (13161) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +13198 clk cpu0 IT (13162) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +13198 clk cpu0 R X11 0000000000000000 +13199 clk cpu0 IT (13163) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +13199 clk cpu0 R X8 0000000003029000 +13200 clk cpu0 IT (13164) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +13200 clk cpu0 MR4 03029734:000000829734_NS 00000000 +13200 clk cpu0 R X8 0000000000000000 +13201 clk cpu0 IT (13165) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +13201 clk cpu0 R cpsr 600003c0 +13202 clk cpu0 IT (13166) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +13202 clk cpu0 R X8 0000000000000000 +13203 clk cpu0 IT (13167) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +13203 clk cpu0 R cpsr 800003c0 +13204 clk cpu0 IT (13168) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +13205 clk cpu0 IT (13169) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +13205 clk cpu0 R X9 0000000003045778 +13206 clk cpu0 IT (13170) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +13206 clk cpu0 R X10 0000000006216000 +13207 clk cpu0 IT (13171) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +13207 clk cpu0 MR1 03045778:000000845778_NS 30 +13207 clk cpu0 R X8 0000000000000030 +13208 clk cpu0 IT (13172) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +13208 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13208 clk cpu0 R X9 0000000013000000 +13209 clk cpu0 IT (13173) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +13209 clk cpu0 MW1 13000000:000013000000_NS 30 +13210 clk cpu0 IT (13174) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +13210 clk cpu0 R SP_EL0 0000000003045790 +13211 clk cpu0 IT (13175) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +13212 clk cpu0 IT (13176) 00092d10:000010092d10_NS 91000774 O EL0t_n : ADD x20,x27,#1 +13212 clk cpu0 R X20 000000000004CFF7 +13213 clk cpu0 IT (13177) 00092d14:000010092d14_NS 17ffffa8 O EL0t_n : B 0x92bb4 +13214 clk cpu0 IT (13178) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13214 clk cpu0 MR1 0004cff7:00001004cff7_NS 3a +13214 clk cpu0 R X8 000000000000003A +13215 clk cpu0 IT (13179) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13215 clk cpu0 R cpsr 200003c0 +13216 clk cpu0 IS (13180) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13217 clk cpu0 IS (13181) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13218 clk cpu0 IT (13182) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +13218 clk cpu0 R cpsr 000003c0 +13219 clk cpu0 IT (13183) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +13220 clk cpu0 IT (13184) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13220 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13220 clk cpu0 R X9 0000000013000000 +13221 clk cpu0 IT (13185) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +13221 clk cpu0 R X27 000000000004CFF7 +13222 clk cpu0 IT (13186) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +13222 clk cpu0 R X20 000000000004CFF8 +13223 clk cpu0 IT (13187) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +13223 clk cpu0 MW1 13000000:000013000000_NS 3a +13224 clk cpu0 IT (13188) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13224 clk cpu0 MR1 0004cff8:00001004cff8_NS 20 +13224 clk cpu0 R X8 0000000000000020 +13225 clk cpu0 IT (13189) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13225 clk cpu0 R cpsr 800003c0 +13226 clk cpu0 IS (13190) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13227 clk cpu0 IS (13191) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13228 clk cpu0 IT (13192) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +13228 clk cpu0 R cpsr 400003c0 +13229 clk cpu0 IS (13193) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +13230 clk cpu0 IT (13194) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +13230 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +13230 clk cpu0 R X8 0000000000000000 +13231 clk cpu0 IT (13195) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +13231 clk cpu0 MR8 0004cff8:00001004cff8_NS 64255f54_52415020 +13231 clk cpu0 R X0 64255F5452415020 +13232 clk cpu0 IT (13196) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +13232 clk cpu0 R cpsr 800003c0 +13233 clk cpu0 IT (13197) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +13234 clk cpu0 IT (13198) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +13234 clk cpu0 R X27 0000000000000000 +13235 clk cpu0 IT (13199) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +13235 clk cpu0 R X28 000000000004CFF8 +13236 clk cpu0 IT (13200) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +13236 clk cpu0 R X8 00000000FFFFFFF8 +13237 clk cpu0 IT (13201) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13237 clk cpu0 R cpsr 000003c0 +13237 clk cpu0 R X9 0000000000000020 +13238 clk cpu0 IS (13202) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13239 clk cpu0 IT (13203) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13239 clk cpu0 R cpsr 800003c0 +13240 clk cpu0 IS (13204) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13241 clk cpu0 IT (13205) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13241 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13241 clk cpu0 R X9 0000000013000000 +13242 clk cpu0 IT (13206) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13242 clk cpu0 R cpsr 800003c0 +13242 clk cpu0 R X8 00000000FFFFFFF9 +13243 clk cpu0 IT (13207) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13243 clk cpu0 MW1 13000000:000013000000_NS 20 +13244 clk cpu0 IT (13208) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13244 clk cpu0 R X0 0064255F54524150 +13245 clk cpu0 IT (13209) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13246 clk cpu0 IT (13210) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13246 clk cpu0 R cpsr 000003c0 +13246 clk cpu0 R X9 0000000000000050 +13247 clk cpu0 IS (13211) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13248 clk cpu0 IT (13212) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13248 clk cpu0 R cpsr 200003c0 +13249 clk cpu0 IS (13213) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13250 clk cpu0 IT (13214) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13250 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13250 clk cpu0 R X9 0000000013000000 +13251 clk cpu0 IT (13215) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13251 clk cpu0 R cpsr 800003c0 +13251 clk cpu0 R X8 00000000FFFFFFFA +13252 clk cpu0 IT (13216) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13252 clk cpu0 MW1 13000000:000013000000_NS 50 +13253 clk cpu0 IT (13217) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13253 clk cpu0 R X0 000064255F545241 +13254 clk cpu0 IT (13218) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13255 clk cpu0 IT (13219) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13255 clk cpu0 R cpsr 000003c0 +13255 clk cpu0 R X9 0000000000000041 +13256 clk cpu0 IS (13220) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13257 clk cpu0 IT (13221) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13257 clk cpu0 R cpsr 200003c0 +13258 clk cpu0 IS (13222) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13259 clk cpu0 IT (13223) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13259 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13259 clk cpu0 R X9 0000000013000000 +13260 clk cpu0 IT (13224) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13260 clk cpu0 R cpsr 800003c0 +13260 clk cpu0 R X8 00000000FFFFFFFB +13261 clk cpu0 IT (13225) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13261 clk cpu0 MW1 13000000:000013000000_NS 41 +13262 clk cpu0 IT (13226) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13262 clk cpu0 R X0 00000064255F5452 +13263 clk cpu0 IT (13227) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13264 clk cpu0 IT (13228) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13264 clk cpu0 R cpsr 000003c0 +13264 clk cpu0 R X9 0000000000000052 +13265 clk cpu0 IS (13229) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13266 clk cpu0 IT (13230) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13266 clk cpu0 R cpsr 200003c0 +13267 clk cpu0 IS (13231) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13268 clk cpu0 IT (13232) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13268 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13268 clk cpu0 R X9 0000000013000000 +13269 clk cpu0 IT (13233) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13269 clk cpu0 R cpsr 800003c0 +13269 clk cpu0 R X8 00000000FFFFFFFC +13270 clk cpu0 IT (13234) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13270 clk cpu0 MW1 13000000:000013000000_NS 52 +13271 clk cpu0 IT (13235) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13271 clk cpu0 R X0 0000000064255F54 +13272 clk cpu0 IT (13236) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13273 clk cpu0 IT (13237) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13273 clk cpu0 R cpsr 000003c0 +13273 clk cpu0 R X9 0000000000000054 +13274 clk cpu0 IS (13238) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13275 clk cpu0 IT (13239) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13275 clk cpu0 R cpsr 200003c0 +13276 clk cpu0 IS (13240) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13277 clk cpu0 IT (13241) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13277 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13277 clk cpu0 R X9 0000000013000000 +13278 clk cpu0 IT (13242) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13278 clk cpu0 R cpsr 800003c0 +13278 clk cpu0 R X8 00000000FFFFFFFD +13279 clk cpu0 IT (13243) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13279 clk cpu0 MW1 13000000:000013000000_NS 54 +13280 clk cpu0 IT (13244) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13280 clk cpu0 R X0 000000000064255F +13281 clk cpu0 IT (13245) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13282 clk cpu0 IT (13246) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13282 clk cpu0 R cpsr 000003c0 +13282 clk cpu0 R X9 000000000000005F +13283 clk cpu0 IS (13247) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13284 clk cpu0 IT (13248) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13284 clk cpu0 R cpsr 200003c0 +13285 clk cpu0 IS (13249) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13286 clk cpu0 IT (13250) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13286 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13286 clk cpu0 R X9 0000000013000000 +13287 clk cpu0 IT (13251) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13287 clk cpu0 R cpsr 800003c0 +13287 clk cpu0 R X8 00000000FFFFFFFE +13288 clk cpu0 IT (13252) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13288 clk cpu0 MW1 13000000:000013000000_NS 5f +13289 clk cpu0 IT (13253) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13289 clk cpu0 R X0 0000000000006425 +13290 clk cpu0 IT (13254) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13291 clk cpu0 IT (13255) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13291 clk cpu0 R cpsr 000003c0 +13291 clk cpu0 R X9 0000000000000025 +13292 clk cpu0 IS (13256) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13293 clk cpu0 IT (13257) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13293 clk cpu0 R cpsr 600003c0 +13294 clk cpu0 IT (13258) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13295 clk cpu0 IT (13259) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +13295 clk cpu0 R X8 00000000FFFFFFFE +13296 clk cpu0 IT (13260) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +13296 clk cpu0 R X9 0000000000000005 +13297 clk cpu0 IT (13261) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +13297 clk cpu0 R X9 000000000004CFFD +13298 clk cpu0 IT (13262) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +13298 clk cpu0 R cpsr 200003c0 +13299 clk cpu0 IT (13263) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +13299 clk cpu0 R X27 000000000004CFFD +13300 clk cpu0 IT (13264) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +13300 clk cpu0 R X20 000000000004CFFE +13301 clk cpu0 IT (13265) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +13302 clk cpu0 IT (13266) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13302 clk cpu0 MR1 0004cffe:00001004cffe_NS 25 +13302 clk cpu0 R X8 0000000000000025 +13303 clk cpu0 IT (13267) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13303 clk cpu0 R cpsr 600003c0 +13304 clk cpu0 IT (13268) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13305 clk cpu0 IT (13269) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +13305 clk cpu0 MW4 03029734:000000829734_NS 00000000 +13306 clk cpu0 IT (13270) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +13306 clk cpu0 R X27 000000000004CFFE +13307 clk cpu0 IT (13271) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +13307 clk cpu0 MR1 0004cfff:00001004cfff_NS 64 +13307 clk cpu0 R X27 000000000004CFFF +13307 clk cpu0 R X28 0000000000000064 +13308 clk cpu0 IT (13272) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +13308 clk cpu0 R cpsr 200003c0 +13309 clk cpu0 IS (13273) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +13310 clk cpu0 IT (13274) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +13311 clk cpu0 IT (13275) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +13311 clk cpu0 R X8 000000000000000C +13312 clk cpu0 IT (13276) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +13312 clk cpu0 R cpsr 800003c0 +13313 clk cpu0 IS (13277) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +13314 clk cpu0 IT (13278) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +13314 clk cpu0 R X9 0000000000092CE0 +13315 clk cpu0 IT (13279) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +13315 clk cpu0 MR1 0004c114:00001004c114_NS 0e +13315 clk cpu0 R X10 000000000000000E +13316 clk cpu0 IT (13280) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +13316 clk cpu0 R X9 0000000000092D18 +13317 clk cpu0 IT (13281) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +13317 clk cpu0 R cpsr 800007c0 +13318 clk cpu0 IT (13282) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +13318 clk cpu0 MR4 03045878:000000845878_NS ffffffd8 +13318 clk cpu0 R cpsr 800003c0 +13318 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +13319 clk cpu0 IS (13283) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +13320 clk cpu0 IT (13284) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +13320 clk cpu0 R X9 00000000FFFFFFE0 +13321 clk cpu0 IT (13285) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +13321 clk cpu0 R cpsr a00003c0 +13322 clk cpu0 IT (13286) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +13322 clk cpu0 MW4 03045878:000000845878_NS ffffffe0 +13323 clk cpu0 IT (13287) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +13324 clk cpu0 IT (13288) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +13324 clk cpu0 MR8 03045868:000000845868_NS 00000000_03045860 +13324 clk cpu0 R X9 0000000003045860 +13325 clk cpu0 IT (13289) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +13325 clk cpu0 R X8 0000000003045838 +13326 clk cpu0 IT (13290) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +13327 clk cpu0 IT (13291) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +13327 clk cpu0 MR8 03045838:000000845838_NS 00000000_00000002 +13327 clk cpu0 R X0 0000000000000002 +13328 clk cpu0 IT (13292) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +13328 clk cpu0 R X1 000000000000000A +13329 clk cpu0 IT (13293) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +13329 clk cpu0 R X30 0000000000092D48 +13330 clk cpu0 IT (13294) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +13330 clk cpu0 R SP_EL0 0000000003045770 +13331 clk cpu0 IT (13295) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +13331 clk cpu0 R X8 3030303030303030 +13332 clk cpu0 IT (13296) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +13332 clk cpu0 MW8 03045778:000000845778_NS 30303030_30303030 +13332 clk cpu0 MW8 03045780:000000845780_NS 30303030_30303030 +13333 clk cpu0 IT (13297) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +13333 clk cpu0 MW4 03045788:000000845788_NS 30303030 +13334 clk cpu0 IS (13298) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +13335 clk cpu0 IT (13299) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +13335 clk cpu0 R X11 0000000000000000 +13336 clk cpu0 IT (13300) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +13336 clk cpu0 R X8 000000000000000A +13337 clk cpu0 IT (13301) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +13337 clk cpu0 R X9 0000000000000101 +13338 clk cpu0 IT (13302) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +13338 clk cpu0 R X10 0000000003045778 +13339 clk cpu0 IT (13303) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +13339 clk cpu0 R X12 0000000000000000 +13340 clk cpu0 IT (13304) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +13340 clk cpu0 R X13 0000000000000002 +13341 clk cpu0 IT (13305) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +13341 clk cpu0 R cpsr 800003c0 +13342 clk cpu0 IT (13306) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +13342 clk cpu0 R X14 0000000000000000 +13343 clk cpu0 IT (13307) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +13343 clk cpu0 R X13 0000000000000002 +13344 clk cpu0 IT (13308) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +13344 clk cpu0 R X13 0000000000000032 +13345 clk cpu0 IT (13309) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +13345 clk cpu0 R cpsr 800003c0 +13346 clk cpu0 IT (13310) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +13346 clk cpu0 MW1 03045778:000000845778_NS 32 +13347 clk cpu0 IT (13311) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +13347 clk cpu0 R X11 0000000000000001 +13348 clk cpu0 IT (13312) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +13348 clk cpu0 R X0 0000000000000000 +13349 clk cpu0 IS (13313) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +13350 clk cpu0 IT (13314) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +13351 clk cpu0 IT (13315) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +13351 clk cpu0 R X8 0000000003029000 +13352 clk cpu0 IT (13316) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +13352 clk cpu0 MR4 03029734:000000829734_NS 00000000 +13352 clk cpu0 R X8 0000000000000000 +13353 clk cpu0 IT (13317) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +13353 clk cpu0 R cpsr 800003c0 +13354 clk cpu0 IT (13318) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +13354 clk cpu0 R X8 0000000000000001 +13355 clk cpu0 IT (13319) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +13355 clk cpu0 R cpsr 600003c0 +13356 clk cpu0 IS (13320) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +13357 clk cpu0 IT (13321) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +13357 clk cpu0 R X9 0000000003045778 +13358 clk cpu0 IT (13322) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +13358 clk cpu0 R X8 0000000000000001 +13359 clk cpu0 IT (13323) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +13359 clk cpu0 R X9 0000000003045777 +13360 clk cpu0 IT (13324) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +13360 clk cpu0 R X10 0000000006216000 +13361 clk cpu0 IT (13325) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +13361 clk cpu0 MR1 03045778:000000845778_NS 32 +13361 clk cpu0 R X11 0000000000000032 +13362 clk cpu0 IT (13326) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +13362 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13362 clk cpu0 R X12 0000000013000000 +13363 clk cpu0 IT (13327) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +13363 clk cpu0 R X8 0000000000000000 +13364 clk cpu0 IT (13328) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +13364 clk cpu0 R cpsr 600003c0 +13365 clk cpu0 IT (13329) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +13365 clk cpu0 MW1 13000000:000013000000_NS 32 +13366 clk cpu0 IS (13330) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +13367 clk cpu0 IT (13331) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +13367 clk cpu0 R SP_EL0 0000000003045790 +13368 clk cpu0 IT (13332) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +13369 clk cpu0 IT (13333) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +13369 clk cpu0 R X20 000000000004D000 +13370 clk cpu0 IT (13334) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +13371 clk cpu0 IT (13335) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13371 clk cpu0 MR1 0004d000:00001004d000_NS 20 +13371 clk cpu0 R X8 0000000000000020 +13372 clk cpu0 IT (13336) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13372 clk cpu0 R cpsr 800003c0 +13373 clk cpu0 IS (13337) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13374 clk cpu0 IS (13338) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13375 clk cpu0 IT (13339) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +13375 clk cpu0 R cpsr 400003c0 +13376 clk cpu0 IS (13340) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +13377 clk cpu0 IT (13341) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +13377 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +13377 clk cpu0 R X8 0000000000000000 +13378 clk cpu0 IT (13342) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +13378 clk cpu0 MR8 0004d000:00001004d000_NS 3e000a53_53415020 +13378 clk cpu0 R X0 3E000A5353415020 +13379 clk cpu0 IT (13343) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +13379 clk cpu0 R cpsr 800003c0 +13380 clk cpu0 IT (13344) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +13381 clk cpu0 IT (13345) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +13381 clk cpu0 R X27 0000000000000000 +13382 clk cpu0 IT (13346) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +13382 clk cpu0 R X28 000000000004D000 +13383 clk cpu0 IT (13347) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +13383 clk cpu0 R X8 00000000FFFFFFF8 +13384 clk cpu0 IT (13348) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13384 clk cpu0 R cpsr 000003c0 +13384 clk cpu0 R X9 0000000000000020 +13385 clk cpu0 IS (13349) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13386 clk cpu0 IT (13350) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13386 clk cpu0 R cpsr 800003c0 +13387 clk cpu0 IS (13351) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13388 clk cpu0 IT (13352) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13388 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13388 clk cpu0 R X9 0000000013000000 +13389 clk cpu0 IT (13353) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13389 clk cpu0 R cpsr 800003c0 +13389 clk cpu0 R X8 00000000FFFFFFF9 +13390 clk cpu0 IT (13354) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13390 clk cpu0 MW1 13000000:000013000000_NS 20 +13391 clk cpu0 IT (13355) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13391 clk cpu0 R X0 003E000A53534150 +13392 clk cpu0 IT (13356) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13393 clk cpu0 IT (13357) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13393 clk cpu0 R cpsr 000003c0 +13393 clk cpu0 R X9 0000000000000050 +13394 clk cpu0 IS (13358) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13395 clk cpu0 IT (13359) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13395 clk cpu0 R cpsr 200003c0 +13396 clk cpu0 IS (13360) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13397 clk cpu0 IT (13361) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13397 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13397 clk cpu0 R X9 0000000013000000 +13398 clk cpu0 IT (13362) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13398 clk cpu0 R cpsr 800003c0 +13398 clk cpu0 R X8 00000000FFFFFFFA +13399 clk cpu0 IT (13363) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13399 clk cpu0 MW1 13000000:000013000000_NS 50 +13400 clk cpu0 IT (13364) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13400 clk cpu0 R X0 00003E000A535341 +13401 clk cpu0 IT (13365) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13402 clk cpu0 IT (13366) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13402 clk cpu0 R cpsr 000003c0 +13402 clk cpu0 R X9 0000000000000041 +13403 clk cpu0 IS (13367) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13404 clk cpu0 IT (13368) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13404 clk cpu0 R cpsr 200003c0 +13405 clk cpu0 IS (13369) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13406 clk cpu0 IT (13370) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13406 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13406 clk cpu0 R X9 0000000013000000 +13407 clk cpu0 IT (13371) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13407 clk cpu0 R cpsr 800003c0 +13407 clk cpu0 R X8 00000000FFFFFFFB +13408 clk cpu0 IT (13372) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13408 clk cpu0 MW1 13000000:000013000000_NS 41 +13409 clk cpu0 IT (13373) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13409 clk cpu0 R X0 0000003E000A5353 +13410 clk cpu0 IT (13374) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13411 clk cpu0 IT (13375) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13411 clk cpu0 R cpsr 000003c0 +13411 clk cpu0 R X9 0000000000000053 +13412 clk cpu0 IS (13376) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13413 clk cpu0 IT (13377) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13413 clk cpu0 R cpsr 200003c0 +13414 clk cpu0 IS (13378) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13415 clk cpu0 IT (13379) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13415 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13415 clk cpu0 R X9 0000000013000000 +13416 clk cpu0 IT (13380) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13416 clk cpu0 R cpsr 800003c0 +13416 clk cpu0 R X8 00000000FFFFFFFC +13417 clk cpu0 IT (13381) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13417 clk cpu0 MW1 13000000:000013000000_NS 53 +13418 clk cpu0 IT (13382) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13418 clk cpu0 R X0 000000003E000A53 +13419 clk cpu0 IT (13383) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13420 clk cpu0 IT (13384) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13420 clk cpu0 R cpsr 000003c0 +13420 clk cpu0 R X9 0000000000000053 +13421 clk cpu0 IS (13385) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13422 clk cpu0 IT (13386) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13422 clk cpu0 R cpsr 200003c0 +13423 clk cpu0 IS (13387) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13424 clk cpu0 IT (13388) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13424 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13424 clk cpu0 R X9 0000000013000000 +13425 clk cpu0 IT (13389) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13425 clk cpu0 R cpsr 800003c0 +13425 clk cpu0 R X8 00000000FFFFFFFD +13426 clk cpu0 IT (13390) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13426 clk cpu0 MW1 13000000:000013000000_NS 53 +13427 clk cpu0 IT (13391) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13427 clk cpu0 R X0 00000000003E000A +13428 clk cpu0 IT (13392) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13429 clk cpu0 IT (13393) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13429 clk cpu0 R cpsr 000003c0 +13429 clk cpu0 R X9 000000000000000A +13430 clk cpu0 IS (13394) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13431 clk cpu0 IT (13395) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +13431 clk cpu0 R cpsr 800003c0 +13432 clk cpu0 IS (13396) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +13433 clk cpu0 IT (13397) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +13433 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +13433 clk cpu0 R X9 0000000013000000 +13434 clk cpu0 IT (13398) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +13434 clk cpu0 R cpsr 800003c0 +13434 clk cpu0 R X8 00000000FFFFFFFE +TUBE CPU0: >>CPU0: PART_2 PASS +13435 clk cpu0 IT (13399) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +13435 clk cpu0 MW1 13000000:000013000000_NS 0a +13436 clk cpu0 IT (13400) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +13436 clk cpu0 R X0 0000000000003E00 +13437 clk cpu0 IT (13401) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +13438 clk cpu0 IT (13402) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +13438 clk cpu0 R cpsr 400003c0 +13438 clk cpu0 R X9 0000000000000000 +13439 clk cpu0 IT (13403) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +13440 clk cpu0 IT (13404) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +13440 clk cpu0 R X8 00000000FFFFFFFE +13441 clk cpu0 IT (13405) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +13441 clk cpu0 R X9 0000000000000005 +13442 clk cpu0 IT (13406) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +13442 clk cpu0 R X9 000000000004D005 +13443 clk cpu0 IT (13407) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +13443 clk cpu0 R cpsr 200003c0 +13444 clk cpu0 IT (13408) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +13444 clk cpu0 R X27 000000000004D005 +13445 clk cpu0 IT (13409) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +13445 clk cpu0 R X20 000000000004D006 +13446 clk cpu0 IT (13410) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +13447 clk cpu0 IT (13411) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +13447 clk cpu0 MR1 0004d006:00001004d006_NS 00 +13447 clk cpu0 R X8 0000000000000000 +13448 clk cpu0 IT (13412) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +13448 clk cpu0 R cpsr 800003c0 +13449 clk cpu0 IS (13413) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +13450 clk cpu0 IT (13414) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +13451 clk cpu0 IT (13415) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +13452 clk cpu0 IT (13416) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +13452 clk cpu0 MR8 03045820:000000845820_NS 00000000_0004cfef +13452 clk cpu0 MR8 03045828:000000845828_NS 00000000_0009c560 +13452 clk cpu0 R X19 000000000004CFEF +13452 clk cpu0 R X30 000000000009C560 +13453 clk cpu0 IT (13417) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +13453 clk cpu0 MR8 03045810:000000845810_NS 00000000_00000000 +13453 clk cpu0 MR8 03045818:000000845818_NS 00000000_03008528 +13453 clk cpu0 R X20 0000000003008528 +13453 clk cpu0 R X21 0000000000000000 +13454 clk cpu0 IT (13418) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +13454 clk cpu0 MR8 03045800:000000845800_NS 00000000_06216000 +13454 clk cpu0 MR8 03045808:000000845808_NS 00000000_03029000 +13454 clk cpu0 R X22 0000000003029000 +13454 clk cpu0 R X23 0000000006216000 +13455 clk cpu0 IT (13419) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +13455 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_00000000 +13455 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0620e000 +13455 clk cpu0 R X24 000000000620E000 +13455 clk cpu0 R X25 0000000000000000 +13456 clk cpu0 IT (13420) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +13456 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +13456 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_00000000 +13456 clk cpu0 R X26 0000000000000000 +13456 clk cpu0 R X27 0000000000000000 +13457 clk cpu0 IT (13421) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +13457 clk cpu0 MR8 030457d0:0000008457d0_NS ff7fff7f_ff7fff7f +13457 clk cpu0 R X28 FF7FFF7FFF7FFF7F +13458 clk cpu0 IT (13422) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +13458 clk cpu0 R SP_EL0 0000000003045830 +13459 clk cpu0 IT (13423) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +13460 clk cpu0 IT (13424) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +13460 clk cpu0 R X0 0000000000000001 +13461 clk cpu0 IT (13425) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +13461 clk cpu0 R X1 0000000000000000 +13462 clk cpu0 IT (13426) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +13462 clk cpu0 R X2 0000000000000000 +13463 clk cpu0 IT (13427) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +13464 clk cpu0 IT (13428) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +13465 clk cpu0 IT (13429) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +13465 clk cpu0 R X0 0000000003008528 +13466 clk cpu0 IT (13430) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +13466 clk cpu0 R X30 000000000009C57C +13467 clk cpu0 IT (13431) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +13468 clk cpu0 IT (13432) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +13468 clk cpu0 R X8 0000000006216000 +13469 clk cpu0 IT (13433) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +13469 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13469 clk cpu0 R X8 0000000000000001 +13470 clk cpu0 IT (13434) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +13470 clk cpu0 R cpsr 800003c0 +13471 clk cpu0 IT (13435) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +13472 clk cpu0 IT (13436) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +13473 clk cpu0 IT (13437) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +13473 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_60000000 +13473 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_0009aef4 +13473 clk cpu0 R X19 0000000060000000 +13473 clk cpu0 R X30 000000000009AEF4 +13474 clk cpu0 IT (13438) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +13474 clk cpu0 MR8 030458a0:0000008458a0_NS 00000000_00000002 +13474 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_00000000 +13474 clk cpu0 R X20 0000000000000000 +13474 clk cpu0 R X21 0000000000000002 +13475 clk cpu0 IT (13439) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +13475 clk cpu0 R SP_EL0 00000000030458C0 +13476 clk cpu0 IT (13440) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +13477 clk cpu0 IT (13441) 0009aef4:00001009aef4_NS 14000007 O EL0t_n : B 0x9af10 +13478 clk cpu0 IT (13442) 0009af10:00001009af10_NS 52800188 O EL0t_n : MOV w8,#0xc +13478 clk cpu0 R X8 000000000000000C +13479 clk cpu0 IT (13443) 0009af14:00001009af14_NS 52900609 O EL0t_n : MOV w9,#0x8030 +13479 clk cpu0 R X9 0000000000008030 +13480 clk cpu0 IT (13444) 0009af18:00001009af18_NS 9b086288 O EL0t_n : MADD x8,x20,x8,x24 +13480 clk cpu0 R X8 000000000620E000 +13481 clk cpu0 IT (13445) 0009af1c:00001009af1c_NS 2a1f03f9 O EL0t_n : MOV w25,wzr +13481 clk cpu0 R X25 0000000000000000 +13482 clk cpu0 IT (13446) 0009af20:00001009af20_NS 2a1f03fa O EL0t_n : MOV w26,wzr +13482 clk cpu0 R X26 0000000000000000 +13483 clk cpu0 IT (13447) 0009af24:00001009af24_NS 8b090108 O EL0t_n : ADD x8,x8,x9 +13483 clk cpu0 R X8 0000000006216030 +13484 clk cpu0 IT (13448) 0009af28:00001009af28_NS 5280003b O EL0t_n : MOV w27,#1 +13484 clk cpu0 R X27 0000000000000001 +13485 clk cpu0 IT (13449) 0009af2c:00001009af2c_NS b9400109 O EL0t_n : LDR w9,[x8,#0] +13485 clk cpu0 MR4 06216030:000015216030_NS 00000001 +13485 clk cpu0 R X9 0000000000000001 +13486 clk cpu0 IT (13450) 0009af30:00001009af30_NS 11000529 O EL0t_n : ADD w9,w9,#1 +13486 clk cpu0 R X9 0000000000000002 +13487 clk cpu0 IT (13451) 0009af34:00001009af34_NS b9000109 O EL0t_n : STR w9,[x8,#0] +13487 clk cpu0 MW4 06216030:000015216030_NS 00000002 +13488 clk cpu0 IT (13452) 0009af38:00001009af38_NS b940fae8 O EL0t_n : LDR w8,[x23,#0xf8] +13488 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +13488 clk cpu0 R X8 0000000000000003 +13489 clk cpu0 IT (13453) 0009af3c:00001009af3c_NS 35000328 O EL0t_n : CBNZ w8,0x9afa0 +13490 clk cpu0 IT (13454) 0009afa0:00001009afa0_NS 90030bf4 O EL0t_n : ADRP x20,0x6216fa0 +13490 clk cpu0 R X20 0000000006216000 +13491 clk cpu0 IT (13455) 0009afa4:00001009afa4_NS 91012294 O EL0t_n : ADD x20,x20,#0x48 +13491 clk cpu0 R X20 0000000006216048 +13492 clk cpu0 IT (13456) 0009afa8:00001009afa8_NS 91016a80 O EL0t_n : ADD x0,x20,#0x5a +13492 clk cpu0 R X0 00000000062160A2 +13493 clk cpu0 IT (13457) 0009afac:00001009afac_NS 97fff66c O EL0t_n : BL 0x9895c +13493 clk cpu0 R X30 000000000009AFB0 +13494 clk cpu0 IT (13458) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +13494 clk cpu0 R X8 0000000006216000 +13495 clk cpu0 IT (13459) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +13495 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13495 clk cpu0 R X8 0000000000000001 +13496 clk cpu0 IT (13460) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +13496 clk cpu0 R cpsr 800003c0 +13497 clk cpu0 IT (13461) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +13498 clk cpu0 IT (13462) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +13499 clk cpu0 IT (13463) 0009afb0:00001009afb0_NS b9400288 O EL0t_n : LDR w8,[x20,#0] +13499 clk cpu0 MR4 06216048:000015216048_NS 00000004 +13499 clk cpu0 R X8 0000000000000004 +13500 clk cpu0 IS (13464) 0009afb4:00001009afb4_NS 34000348 O EL0t_n : CBZ w8,0x9b01c +13501 clk cpu0 IS (13465) 0009afb8:00001009afb8_NS 3400013b O EL0t_n : CBZ w27,0x9afdc +13502 clk cpu0 IT (13466) 0009afbc:00001009afbc_NS 7100051f O EL0t_n : CMP w8,#1 +13502 clk cpu0 R cpsr 200003c0 +13503 clk cpu0 IS (13467) 0009afc0:00001009afc0_NS 54000200 O EL0t_n : B.EQ 0x9b000 +13504 clk cpu0 IT (13468) 0009afc4:00001009afc4_NS 71000d1f O EL0t_n : CMP w8,#3 +13504 clk cpu0 R cpsr 200003c0 +13505 clk cpu0 IT (13469) 0009afc8:00001009afc8_NS 540002a1 O EL0t_n : B.NE 0x9b01c +13506 clk cpu0 IT (13470) 0009b01c:00001009b01c_NS f0030bc0 O EL0t_n : ADRP x0,0x621601c +13506 clk cpu0 R X0 0000000006216000 +13507 clk cpu0 IT (13471) 0009b020:00001009b020_NS 91028800 O EL0t_n : ADD x0,x0,#0xa2 +13507 clk cpu0 R X0 00000000062160A2 +13508 clk cpu0 IT (13472) 0009b024:00001009b024_NS 94000285 O EL0t_n : BL 0x9ba38 +13508 clk cpu0 R X30 000000000009B028 +13509 clk cpu0 IT (13473) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +13510 clk cpu0 IT (13474) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +13510 clk cpu0 R X8 0000000006216000 +13511 clk cpu0 IT (13475) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +13511 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13511 clk cpu0 R X8 0000000000000001 +13512 clk cpu0 IT (13476) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +13512 clk cpu0 R cpsr 800003c0 +13513 clk cpu0 IT (13477) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +13514 clk cpu0 IT (13478) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +13515 clk cpu0 IT (13479) 0009b028:00001009b028_NS 2a1303e0 O EL0t_n : MOV w0,w19 +13515 clk cpu0 R X0 0000000060000000 +13516 clk cpu0 IT (13480) 0009b02c:00001009b02c_NS a9447bf3 O EL0t_n : LDP x19,x30,[sp,#0x40] +13516 clk cpu0 MR8 03045900:000000845900_NS 00001fff_fff80000 +13516 clk cpu0 MR8 03045908:000000845908_NS 00000000_0100025c +13516 clk cpu0 R X19 00001FFFFFF80000 +13516 clk cpu0 R X30 000000000100025C +13517 clk cpu0 IT (13481) 0009b030:00001009b030_NS a94353f5 O EL0t_n : LDP x21,x20,[sp,#0x30] +13517 clk cpu0 MR8 030458f0:0000008458f0_NS 00000000_02f00028 +13517 clk cpu0 MR8 030458f8:0000008458f8_NS ff83ff83_ff83ff83 +13517 clk cpu0 R X20 FF83FF83FF83FF83 +13517 clk cpu0 R X21 0000000002F00028 +13518 clk cpu0 IT (13482) 0009b034:00001009b034_NS a9425bf7 O EL0t_n : LDP x23,x22,[sp,#0x20] +13518 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_00000000 +13518 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_90000000 +13518 clk cpu0 R X22 0000000090000000 +13518 clk cpu0 R X23 0000000000000000 +13519 clk cpu0 IT (13483) 0009b038:00001009b038_NS a94163f9 O EL0t_n : LDP x25,x24,[sp,#0x10] +13519 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_0000003c +13519 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_00007c00 +13519 clk cpu0 R X24 0000000000007C00 +13519 clk cpu0 R X25 000000000000003C +13520 clk cpu0 IT (13484) 0009b03c:00001009b03c_NS a8c56bfb O EL0t_n : LDP x27,x26,[sp],#0x50 +13520 clk cpu0 MR8 030458c0:0000008458c0_NS 00010001_00010001 +13520 clk cpu0 MR8 030458c8:0000008458c8_NS ffe000ff_ffe000ff +13520 clk cpu0 R SP_EL0 0000000003045910 +13520 clk cpu0 R X26 FFE000FFFFE000FF +13520 clk cpu0 R X27 0001000100010001 +13521 clk cpu0 IT (13485) 0009b040:00001009b040_NS 14003082 O EL0t_n : B 0xa7248 +13522 clk cpu0 IT (13486) 000a7248:0000100a7248_NS d51b4200 O EL0t_n : MSR NZCV,x0 +13522 clk cpu0 R cpsr 600003c0 +13522 clk cpu0 R NZCV 00000000:60000000 +13523 clk cpu0 IT (13487) 000a724c:0000100a724c_NS d65f03c0 O EL0t_n : RET +13524 clk cpu0 IT (13488) 0100025c 97c27553 O EL0t_n : BL 0x9d7a8 +13524 clk cpu0 R X30 0000000001000260 +13524 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bd ALLOC 0x00001009d780_NS +13524 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15e1 ALLOC 0x00001009d780_NS +13525 clk cpu0 IT (13489) 0009d7a8:00001009d7a8_NS f81e0ff4 O EL0t_n : STR x20,[sp,#-0x20]! +13525 clk cpu0 MW8 030458f0:0000008458f0_NS ff83ff83_ff83ff83 +13525 clk cpu0 R SP_EL0 00000000030458F0 +13526 clk cpu0 IT (13490) 0009d7ac:00001009d7ac_NS a9017bf3 O EL0t_n : STP x19,x30,[sp,#0x10] +13526 clk cpu0 MW8 03045900:000000845900_NS 00001fff_fff80000 +13526 clk cpu0 MW8 03045908:000000845908_NS 00000000_01000260 +13527 clk cpu0 IT (13491) 0009d7b0:00001009d7b0_NS 940026ac O EL0t_n : BL 0xa7260 +13527 clk cpu0 R X30 000000000009D7B4 +13528 clk cpu0 IT (13492) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +13528 clk cpu0 R X0 0000000000000000 +13529 clk cpu0 IT (13493) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +13529 clk cpu0 R cpsr 600007c0 +13530 clk cpu0 IT (13494) 0009d7b4:00001009d7b4_NS 2a0003f3 O EL0t_n : MOV w19,w0 +13530 clk cpu0 R cpsr 600003c0 +13530 clk cpu0 R X19 0000000000000000 +13531 clk cpu0 IT (13495) 0009d7b8:00001009d7b8_NS 52800022 O EL0t_n : MOV w2,#1 +13531 clk cpu0 R X2 0000000000000001 +13532 clk cpu0 IT (13496) 0009d7bc:00001009d7bc_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +13532 clk cpu0 R X0 0000000000000000 +13532 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00be INVAL 0x0000100957c0_NS +13532 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00be ALLOC 0x00001009d7c0_NS +13532 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 15f2 ALLOC 0x00001009d7c0_NS +13533 clk cpu0 IT (13497) 0009d7c0:00001009d7c0_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +13533 clk cpu0 R X1 0000000000000000 +13534 clk cpu0 IT (13498) 0009d7c4:00001009d7c4_NS d503201f O EL0t_n : NOP +13535 clk cpu0 IT (13499) 0009d7c8:00001009d7c8_NS b0030b88 O EL0t_n : ADRP x8,0x620e7c8 +13535 clk cpu0 R X8 000000000620E000 +13536 clk cpu0 IT (13500) 0009d7cc:00001009d7cc_NS 91000108 O EL0t_n : ADD x8,x8,#0 +13536 clk cpu0 R X8 000000000620E000 +13537 clk cpu0 IT (13501) 0009d7d0:00001009d7d0_NS 52800309 O EL0t_n : MOV w9,#0x18 +13537 clk cpu0 R X9 0000000000000018 +13538 clk cpu0 IT (13502) 0009d7d4:00001009d7d4_NS 9ba92268 O EL0t_n : UMADDL x8,w19,w9,x8 +13538 clk cpu0 R X8 000000000620E000 +13539 clk cpu0 IT (13503) 0009d7d8:00001009d7d8_NS 52900189 O EL0t_n : MOV w9,#0x800c +13539 clk cpu0 R X9 000000000000800C +13540 clk cpu0 IT (13504) 0009d7dc:00001009d7dc_NS b8696908 O EL0t_n : LDR w8,[x8,x9] +13540 clk cpu0 MR4 0621600c:00001521600c_NS 00000000 +13540 clk cpu0 R X8 0000000000000000 +13541 clk cpu0 IT (13505) 0009d7e0:00001009d7e0_NS 7100051f O EL0t_n : CMP w8,#1 +13541 clk cpu0 R cpsr 800003c0 +13542 clk cpu0 IT (13506) 0009d7e4:00001009d7e4_NS 54000261 O EL0t_n : B.NE 0x9d830 +13542 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x00001003d800_NS +13542 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x00001009d800_NS +13542 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1604 ALLOC 0x00001009d800_NS +13543 clk cpu0 IT (13507) 0009d830:00001009d830_NS b0030bc8 O EL0t_n : ADRP x8,0x6216830 +13543 clk cpu0 R X8 0000000006216000 +13544 clk cpu0 IT (13508) 0009d834:00001009d834_NS 91013108 O EL0t_n : ADD x8,x8,#0x4c +13544 clk cpu0 R X8 000000000621604C +13545 clk cpu0 IT (13509) 0009d838:00001009d838_NS aa0803f3 O EL0t_n : MOV x19,x8 +13545 clk cpu0 R X19 000000000621604C +13546 clk cpu0 IT (13510) 0009d83c:00001009d83c_NS b8456661 O EL0t_n : LDR w1,[x19],#0x56 +13546 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13546 clk cpu0 R X1 0000000000000001 +13546 clk cpu0 R X19 00000000062160A2 +13546 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 INVAL 0x000010015840 +13546 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x00001009d840_NS +13547 clk cpu0 IT (13511) 0009d840:00001009d840_NS 91005500 O EL0t_n : ADD x0,x8,#0x15 +13547 clk cpu0 R X0 0000000006216061 +13548 clk cpu0 IT (13512) 0009d844:00001009d844_NS 97fffecc O EL0t_n : BL 0x9d374 +13548 clk cpu0 R X30 000000000009D848 +13548 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009b INVAL 0x000010011340_NS +13548 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009b ALLOC 0x00001009d340_NS +13549 clk cpu0 IT (13513) 0009d374:00001009d374_NS f81e0ff4 O EL0t_n : STR x20,[sp,#-0x20]! +13549 clk cpu0 MW8 030458d0:0000008458d0_NS ff83ff83_ff83ff83 +13549 clk cpu0 R SP_EL0 00000000030458D0 +13550 clk cpu0 IT (13514) 0009d378:00001009d378_NS a9017bf3 O EL0t_n : STP x19,x30,[sp,#0x10] +13550 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_062160a2 +13550 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_0009d848 +13551 clk cpu0 IT (13515) 0009d37c:00001009d37c_NS 2a0103f4 O EL0t_n : MOV w20,w1 +13551 clk cpu0 R X20 0000000000000001 +13552 clk cpu0 IT (13516) 0009d380:00001009d380_NS aa0003f3 O EL0t_n : MOV x19,x0 +13552 clk cpu0 R X19 0000000006216061 +13553 clk cpu0 IT (13517) 0009d384:00001009d384_NS 940027b7 O EL0t_n : BL 0xa7260 +13553 clk cpu0 R X30 000000000009D388 +13554 clk cpu0 IT (13518) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +13554 clk cpu0 R X0 0000000000000000 +13555 clk cpu0 IT (13519) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +13555 clk cpu0 R cpsr 800007c0 +13556 clk cpu0 IT (13520) 0009d388:00001009d388_NS b9000fe0 O EL0t_n : STR w0,[sp,#0xc] +13556 clk cpu0 MW4 030458dc:0000008458dc_NS 00000000 +13556 clk cpu0 R cpsr 800003c0 +13557 clk cpu0 IT (13521) 0009d38c:00001009d38c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +13557 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +13557 clk cpu0 R X8 0000000000000000 +13558 clk cpu0 IT (13522) 0009d390:00001009d390_NS 91000e69 O EL0t_n : ADD x9,x19,#3 +13558 clk cpu0 R X9 0000000006216064 +13559 clk cpu0 IT (13523) 0009d394:00001009d394_NS 38686928 O EL0t_n : LDRB w8,[x9,x8] +13559 clk cpu0 MR1 06216064:000015216064_NS ff +13559 clk cpu0 R X8 00000000000000FF +13560 clk cpu0 IT (13524) 0009d398:00001009d398_NS b9400fea O EL0t_n : LDR w10,[sp,#0xc] +13560 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +13560 clk cpu0 R X10 0000000000000000 +13561 clk cpu0 IT (13525) 0009d39c:00001009d39c_NS 2a2803e8 O EL0t_n : MVN w8,w8 +13561 clk cpu0 R X8 00000000FFFFFF00 +13562 clk cpu0 IT (13526) 0009d3a0:00001009d3a0_NS 382a6928 O EL0t_n : STRB w8,[x9,x10] +13562 clk cpu0 MW1 06216064:000015216064_NS 00 +13563 clk cpu0 IT (13527) 0009d3a4:00001009d3a4_NS d5033f9f O EL0t_n : DSB SY +13564 clk cpu0 IT (13528) 0009d3a8:00001009d3a8_NS aa1303e0 O EL0t_n : MOV x0,x19 +13564 clk cpu0 R X0 0000000006216061 +13565 clk cpu0 IT (13529) 0009d3ac:00001009d3ac_NS 97ffed6c O EL0t_n : BL 0x9895c +13565 clk cpu0 R X30 000000000009D3B0 +13566 clk cpu0 IT (13530) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +13566 clk cpu0 R X8 0000000006216000 +13567 clk cpu0 IT (13531) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +13567 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13567 clk cpu0 R X8 0000000000000001 +13568 clk cpu0 IT (13532) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +13568 clk cpu0 R cpsr 800003c0 +13569 clk cpu0 IT (13533) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +13570 clk cpu0 IT (13534) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +13571 clk cpu0 IT (13535) 0009d3b0:00001009d3b0_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +13571 clk cpu0 MR1 06216062:000015216062_NS 00 +13571 clk cpu0 R X8 0000000000000000 +13572 clk cpu0 IT (13536) 0009d3b4:00001009d3b4_NS 11000508 O EL0t_n : ADD w8,w8,#1 +13572 clk cpu0 R X8 0000000000000001 +13573 clk cpu0 IT (13537) 0009d3b8:00001009d3b8_NS 39000668 O EL0t_n : STRB w8,[x19,#1] +13573 clk cpu0 MW1 06216062:000015216062_NS 01 +13574 clk cpu0 IT (13538) 0009d3bc:00001009d3bc_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +13574 clk cpu0 MR1 06216062:000015216062_NS 01 +13574 clk cpu0 R X8 0000000000000001 +13574 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009e INVAL 0x00001009d3c0 +13574 clk cpu0 CACHE cpu.cpu0.l1icache LINE 009e ALLOC 0x00001009d3c0_NS +13575 clk cpu0 IT (13539) 0009d3c0:00001009d3c0_NS 6b14011f O EL0t_n : CMP w8,w20 +13575 clk cpu0 R cpsr 600003c0 +13576 clk cpu0 IS (13540) 0009d3c4:00001009d3c4_NS 540002c1 O EL0t_n : B.NE 0x9d41c +13577 clk cpu0 IT (13541) 0009d3c8:00001009d3c8_NS 3900067f O EL0t_n : STRB wzr,[x19,#1] +13577 clk cpu0 MW1 06216062:000015216062_NS 00 +13578 clk cpu0 IT (13542) 0009d3cc:00001009d3cc_NS b9000bff O EL0t_n : STR wzr,[sp,#8] +13578 clk cpu0 MW4 030458d8:0000008458d8_NS 00000000 +13579 clk cpu0 IT (13543) 0009d3d0:00001009d3d0_NS b0030bc8 O EL0t_n : ADRP x8,0x62163d0 +13579 clk cpu0 R X8 0000000006216000 +13580 clk cpu0 IT (13544) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +13580 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +13580 clk cpu0 R X9 0000000000000000 +13581 clk cpu0 IT (13545) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +13581 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13581 clk cpu0 R X10 0000000000000001 +13582 clk cpu0 IT (13546) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +13582 clk cpu0 R cpsr 800003c0 +13583 clk cpu0 IS (13547) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +13584 clk cpu0 IT (13548) 0009d3e4:00001009d3e4_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +13584 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +13584 clk cpu0 R X9 0000000000000000 +13585 clk cpu0 IT (13549) 0009d3e8:00001009d3e8_NS 91000e6a O EL0t_n : ADD x10,x19,#3 +13585 clk cpu0 R X10 0000000006216064 +13586 clk cpu0 IT (13550) 0009d3ec:00001009d3ec_NS 38696949 O EL0t_n : LDRB w9,[x10,x9] +13586 clk cpu0 MR1 06216064:000015216064_NS 00 +13586 clk cpu0 R X9 0000000000000000 +13587 clk cpu0 IT (13551) 0009d3f0:00001009d3f0_NS b9400beb O EL0t_n : LDR w11,[sp,#8] +13587 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +13587 clk cpu0 R X11 0000000000000000 +13588 clk cpu0 IT (13552) 0009d3f4:00001009d3f4_NS 382b6949 O EL0t_n : STRB w9,[x10,x11] +13588 clk cpu0 MW1 06216064:000015216064_NS 00 +13589 clk cpu0 IT (13553) 0009d3f8:00001009d3f8_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +13589 clk cpu0 MR4 030458d8:0000008458d8_NS 00000000 +13589 clk cpu0 R X9 0000000000000000 +13590 clk cpu0 IT (13554) 0009d3fc:00001009d3fc_NS 11000529 O EL0t_n : ADD w9,w9,#1 +13590 clk cpu0 R X9 0000000000000001 +13590 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 INVAL 0x000010035400_NS +13590 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 ALLOC 0x00001009d400_NS +13591 clk cpu0 IT (13555) 0009d400:00001009d400_NS b9000be9 O EL0t_n : STR w9,[sp,#8] +13591 clk cpu0 MW4 030458d8:0000008458d8_NS 00000001 +13592 clk cpu0 IT (13556) 0009d404:00001009d404_NS 17fffff4 O EL0t_n : B 0x9d3d4 +13593 clk cpu0 IT (13557) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +13593 clk cpu0 MR4 030458d8:0000008458d8_NS 00000001 +13593 clk cpu0 R X9 0000000000000001 +13594 clk cpu0 IT (13558) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +13594 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13594 clk cpu0 R X10 0000000000000001 +13595 clk cpu0 IT (13559) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +13595 clk cpu0 R cpsr 600003c0 +13596 clk cpu0 IT (13560) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +13597 clk cpu0 IT (13561) 0009d408:00001009d408_NS d5033fbf O EL0t_n : DMB SY +13598 clk cpu0 IT (13562) 0009d40c:00001009d40c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +13598 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +13598 clk cpu0 R X8 0000000000000000 +13599 clk cpu0 IT (13563) 0009d410:00001009d410_NS 8b080268 O EL0t_n : ADD x8,x19,x8 +13599 clk cpu0 R X8 0000000006216061 +13600 clk cpu0 IT (13564) 0009d414:00001009d414_NS 39400d08 O EL0t_n : LDRB w8,[x8,#3] +13600 clk cpu0 MR1 06216064:000015216064_NS 00 +13600 clk cpu0 R X8 0000000000000000 +13601 clk cpu0 IT (13565) 0009d418:00001009d418_NS 39000a68 O EL0t_n : STRB w8,[x19,#2] +13601 clk cpu0 MW1 06216063:000015216063_NS 00 +13602 clk cpu0 IT (13566) 0009d41c:00001009d41c_NS d5033f9f O EL0t_n : DSB SY +13603 clk cpu0 IT (13567) 0009d420:00001009d420_NS aa1303e0 O EL0t_n : MOV x0,x19 +13603 clk cpu0 R X0 0000000006216061 +13604 clk cpu0 IT (13568) 0009d424:00001009d424_NS 97fff985 O EL0t_n : BL 0x9ba38 +13604 clk cpu0 R X30 000000000009D428 +13605 clk cpu0 IT (13569) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +13606 clk cpu0 IT (13570) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +13606 clk cpu0 R X8 0000000006216000 +13607 clk cpu0 IT (13571) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +13607 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13607 clk cpu0 R X8 0000000000000001 +13608 clk cpu0 IT (13572) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +13608 clk cpu0 R cpsr 800003c0 +13609 clk cpu0 IT (13573) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +13610 clk cpu0 IT (13574) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +13611 clk cpu0 IT (13575) 0009d428:00001009d428_NS 39400a68 O EL0t_n : LDRB w8,[x19,#2] +13611 clk cpu0 MR1 06216063:000015216063_NS 00 +13611 clk cpu0 R X8 0000000000000000 +13612 clk cpu0 IT (13576) 0009d42c:00001009d42c_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +13612 clk cpu0 MR4 030458dc:0000008458dc_NS 00000000 +13612 clk cpu0 R X9 0000000000000000 +13613 clk cpu0 IT (13577) 0009d430:00001009d430_NS 8b090269 O EL0t_n : ADD x9,x19,x9 +13613 clk cpu0 R X9 0000000006216061 +13614 clk cpu0 IT (13578) 0009d434:00001009d434_NS 39400d29 O EL0t_n : LDRB w9,[x9,#3] +13614 clk cpu0 MR1 06216064:000015216064_NS 00 +13614 clk cpu0 R X9 0000000000000000 +13615 clk cpu0 IT (13579) 0009d438:00001009d438_NS 6b09011f O EL0t_n : CMP w8,w9 +13615 clk cpu0 R cpsr 600003c0 +13616 clk cpu0 IT (13580) 0009d43c:00001009d43c_NS 54000060 O EL0t_n : B.EQ 0x9d448 +13616 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a2 INVAL 0x00001009d440 +13616 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a2 ALLOC 0x00001009d440_NS +13617 clk cpu0 IT (13581) 0009d448:00001009d448_NS d5033fbf O EL0t_n : DMB SY +13618 clk cpu0 IT (13582) 0009d44c:00001009d44c_NS a9417bf3 O EL0t_n : LDP x19,x30,[sp,#0x10] +13618 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_062160a2 +13618 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_0009d848 +13618 clk cpu0 R X19 00000000062160A2 +13618 clk cpu0 R X30 000000000009D848 +13619 clk cpu0 IT (13583) 0009d450:00001009d450_NS f84207f4 O EL0t_n : LDR x20,[sp],#0x20 +13619 clk cpu0 MR8 030458d0:0000008458d0_NS ff83ff83_ff83ff83 +13619 clk cpu0 R SP_EL0 00000000030458F0 +13619 clk cpu0 R X20 FF83FF83FF83FF83 +13620 clk cpu0 IT (13584) 0009d454:00001009d454_NS d65f03c0 O EL0t_n : RET +13621 clk cpu0 IT (13585) 0009d848:00001009d848_NS 52800040 O EL0t_n : MOV w0,#2 +13621 clk cpu0 R X0 0000000000000002 +13622 clk cpu0 IT (13586) 0009d84c:00001009d84c_NS 9400267b O EL0t_n : BL 0xa7238 +13622 clk cpu0 R X30 000000000009D850 +13623 clk cpu0 IT (13587) 000a7238:0000100a7238_NS d4000121 O EL0t_n : SVC #9 +13623 clk cpu0 E 000a7238:0000100a7238_NS EL1h 00000019 CoreEvent_ModeChange +13623 clk cpu0 E 000a7238:0000100a7238_NS 00000088 CoreEvent_LOWER_64_SYNC +13623 clk cpu0 R cpsr 620003c5 +13623 clk cpu0 R PMBIDR_EL1 00000030 +13623 clk cpu0 R ESR_EL1 56000009 +13623 clk cpu0 R SPSR_EL1 600003c0 +13623 clk cpu0 R TRBIDR_EL1 000000000000002b +13623 clk cpu0 R ELR_EL1 00000000000a723c +13623 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +13623 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +13623 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 INVAL 0x00001009d400_NS +13623 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 ALLOC 0x000010035400_NS +13624 clk cpu0 IT (13588) 00035400:000010035400_NS 1400168d O EL1h_n : B 0x3ae34 +13625 clk cpu0 IT (13589) 0003ae34:00001003ae34_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +13625 clk cpu0 R SP_EL1 0000000003800710 +13626 clk cpu0 IT (13590) 0003ae38:00001003ae38_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +13626 clk cpu0 MW8 03800710:000010800710_NS 00000000_00000002 +13626 clk cpu0 MW8 03800718:000010800718_NS 00000000_00000001 +13626 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 CLEAN 0x000000f00700_NS +13626 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 INVAL 0x000000f00700_NS +13626 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 ALLOC 0x000010800700_NS +13626 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c2 ALLOC 0x000000f00700_NS +13626 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c1 CLEAN 0x000010800700_NS +13626 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c1 INVAL 0x000010800700_NS +13627 clk cpu0 IT (13591) 0003ae3c:00001003ae3c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +13627 clk cpu0 R X0 0000000056000009 +13627 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0172 INVAL 0x000010092e40_NS +13627 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0172 ALLOC 0x00001003ae40_NS +13628 clk cpu0 IT (13592) 0003ae40:00001003ae40_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +13628 clk cpu0 R X1 0000000000000015 +13629 clk cpu0 IT (13593) 0003ae44:00001003ae44_NS 7100543f O EL1h_n : CMP w1,#0x15 +13629 clk cpu0 R cpsr 620003c5 +13630 clk cpu0 IT (13594) 0003ae48:00001003ae48_NS 54000060 O EL1h_n : B.EQ 0x3ae54 +13631 clk cpu0 IT (13595) 0003ae54:00001003ae54_NS 53003c01 O EL1h_n : UXTH w1,w0 +13631 clk cpu0 R X1 0000000000000009 +13632 clk cpu0 IT (13596) 0003ae58:00001003ae58_NS 7100143f O EL1h_n : CMP w1,#5 +13632 clk cpu0 R cpsr 220003c5 +13633 clk cpu0 IS (13597) 0003ae5c:00001003ae5c_NS 540155ab O EL1h_n : B.LT 0x3d910 +13634 clk cpu0 IT (13598) 0003ae60:00001003ae60_NS 7100283f O EL1h_n : CMP w1,#0xa +13634 clk cpu0 R cpsr 820003c5 +13635 clk cpu0 IS (13599) 0003ae64:00001003ae64_NS 5401556c O EL1h_n : B.GT 0x3d910 +13636 clk cpu0 IT (13600) 0003ae68:00001003ae68_NS 7100203f O EL1h_n : CMP w1,#8 +13636 clk cpu0 R cpsr 220003c5 +13637 clk cpu0 IS (13601) 0003ae6c:00001003ae6c_NS 540153e0 O EL1h_n : B.EQ 0x3d8e8 +13638 clk cpu0 IT (13602) 0003ae70:00001003ae70_NS 71001c3f O EL1h_n : CMP w1,#7 +13638 clk cpu0 R cpsr 220003c5 +13639 clk cpu0 IS (13603) 0003ae74:00001003ae74_NS 54000180 O EL1h_n : B.EQ 0x3aea4 +13640 clk cpu0 IT (13604) 0003ae78:00001003ae78_NS 7100183f O EL1h_n : CMP w1,#6 +13640 clk cpu0 R cpsr 220003c5 +13641 clk cpu0 IS (13605) 0003ae7c:00001003ae7c_NS 54014f00 O EL1h_n : B.EQ 0x3d85c +13641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 INVAL 0x000010036e80_NS +13641 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 ALLOC 0x00001003ae80_NS +13642 clk cpu0 IT (13606) 0003ae80:00001003ae80_NS 7100243f O EL1h_n : CMP w1,#9 +13642 clk cpu0 R cpsr 620003c5 +13643 clk cpu0 IT (13607) 0003ae84:00001003ae84_NS 54014ac0 O EL1h_n : B.EQ 0x3d7dc +13644 clk cpu0 IT (13608) 0003d7dc:00001003d7dc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +13644 clk cpu0 MR8 03800710:000010800710_NS 00000000_00000002 +13644 clk cpu0 MR8 03800718:000010800718_NS 00000000_00000001 +13644 clk cpu0 R X0 0000000000000002 +13644 clk cpu0 R X1 0000000000000001 +13645 clk cpu0 IT (13609) 0003d7e0:00001003d7e0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +13645 clk cpu0 R SP_EL1 0000000003800810 +13646 clk cpu0 IT (13610) 0003d7e4:00001003d7e4_NS f100081f O EL1h_n : CMP x0,#2 +13646 clk cpu0 R cpsr 620003c5 +13647 clk cpu0 IS (13611) 0003d7e8:00001003d7e8_NS 540001ec O EL1h_n : B.GT 0x3d824 +13648 clk cpu0 IT (13612) 0003d7ec:00001003d7ec_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +13648 clk cpu0 MW8 03800800:000010800800_NS 00000000_00000001 +13648 clk cpu0 MW8 03800808:000010800808_NS 00000000_00000002 +13648 clk cpu0 R SP_EL1 0000000003800800 +13649 clk cpu0 IT (13613) 0003d7f0:00001003d7f0_NS d5384022 O EL1h_n : MRS x2,ELR_EL1 +13649 clk cpu0 R X2 00000000000A723C +13650 clk cpu0 IT (13614) 0003d7f4:00001003d7f4_NS d5384003 O EL1h_n : MRS x3,SPSR_el1 +13650 clk cpu0 R X3 00000000600003C0 +13651 clk cpu0 IT (13615) 0003d7f8:00001003d7f8_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +13651 clk cpu0 MW8 038007f0:0000108007f0_NS 00000000_000a723c +13651 clk cpu0 MW8 038007f8:0000108007f8_NS 00000000_600003c0 +13651 clk cpu0 R SP_EL1 00000000038007F0 +13652 clk cpu0 IT (13616) 0003d7fc:00001003d7fc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +13652 clk cpu0 MW8 038007e0:0000108007e0_NS ffffffff_fe00000f +13652 clk cpu0 MW8 038007e8:0000108007e8_NS 00000000_0009d850 +13652 clk cpu0 R SP_EL1 00000000038007E0 +13652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 INVAL 0x000010035800_NS +13652 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 ALLOC 0x00001003d800_NS +13653 clk cpu0 IT (13617) 0003d800:00001003d800_NS a9bf3bed O EL1h_n : STP x13,x14,[sp,#-0x10]! +13653 clk cpu0 MW8 038007d0:0000108007d0_NS 00000000_00000032 +13653 clk cpu0 MW8 038007d8:0000108007d8_NS 00000000_00000000 +13653 clk cpu0 R SP_EL1 00000000038007D0 +13654 clk cpu0 IT (13618) 0003d804:00001003d804_NS 97ff4bd5 O EL1h_n : BL 0x10758 +13654 clk cpu0 R X30 000000000003D808 +13654 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003b INVAL 0x000010098740_NS +13654 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003b ALLOC 0x000010010740_NS +13655 clk cpu0 IT (13619) 00010758:000010010758_NS a9bf7bfc O EL1h_n : STP x28,x30,[sp,#-0x10]! +13655 clk cpu0 MW8 038007c0:0000108007c0_NS ff7fff7f_ff7fff7f +13655 clk cpu0 MW8 038007c8:0000108007c8_NS 00000000_0003d808 +13655 clk cpu0 R SP_EL1 00000000038007C0 +13656 clk cpu0 IT (13620) 0001075c:00001001075c_NS d14403ff O EL1h_n : SUB sp,sp,#0x100,LSL #12 +13656 clk cpu0 R SP_EL1 00000000037007C0 +13657 clk cpu0 IT (13621) 00010760:000010010760_NS d10683ff O EL1h_n : SUB sp,sp,#0x1a0 +13657 clk cpu0 R SP_EL1 0000000003700620 +13658 clk cpu0 IT (13622) 00010764:000010010764_NS 914403e8 O EL1h_n : ADD x8,sp,#0x100,LSL #12 +13658 clk cpu0 R X8 0000000003800620 +13659 clk cpu0 IT (13623) 00010768:000010010768_NS 91067108 O EL1h_n : ADD x8,x8,#0x19c +13659 clk cpu0 R X8 00000000038007BC +13660 clk cpu0 IT (13624) 0001076c:00001001076c_NS 9105c3e9 O EL1h_n : ADD x9,sp,#0x170 +13660 clk cpu0 R X9 0000000003700790 +13661 clk cpu0 IT (13625) 00010770:000010010770_NS b000000a O EL1h_n : ADRP x10,0x11770 +13661 clk cpu0 R X10 0000000000011000 +13662 clk cpu0 IT (13626) 00010774:000010010774_NS 9108d14a O EL1h_n : ADD x10,x10,#0x234 +13662 clk cpu0 R X10 0000000000011234 +13663 clk cpu0 IT (13627) 00010778:000010010778_NS 5280270b O EL1h_n : MOV w11,#0x138 +13663 clk cpu0 R X11 0000000000000138 +13664 clk cpu0 IT (13628) 0001077c:00001001077c_NS d280002c O EL1h_n : MOV x12,#1 +13664 clk cpu0 R X12 0000000000000001 +13665 clk cpu0 IT (13629) 00010780:000010010780_NS 5280000d O EL1h_n : MOV w13,#0 +13665 clk cpu0 R X13 0000000000000000 +13666 clk cpu0 IT (13630) 00010784:000010010784_NS 529e000e O EL1h_n : MOV w14,#0xf000 +13666 clk cpu0 R X14 000000000000F000 +13667 clk cpu0 IT (13631) 00010788:000010010788_NS 5280018f O EL1h_n : MOV w15,#0xc +13667 clk cpu0 R X15 000000000000000C +13668 clk cpu0 IT (13632) 0001078c:00001001078c_NS 5281e010 O EL1h_n : MOV w16,#0xf00 +13668 clk cpu0 R X16 0000000000000F00 +13669 clk cpu0 IT (13633) 00010790:000010010790_NS 52800111 O EL1h_n : MOV w17,#8 +13669 clk cpu0 R X17 0000000000000008 +13670 clk cpu0 IT (13634) 00010794:000010010794_NS 52800032 O EL1h_n : MOV w18,#1 +13670 clk cpu0 R X18 0000000000000001 +13671 clk cpu0 IT (13635) 00010798:000010010798_NS 90017fc1 O EL1h_n : ADRP x1,0x3008798 +13671 clk cpu0 R X1 0000000003008000 +13672 clk cpu0 IT (13636) 0001079c:00001001079c_NS 9114c021 O EL1h_n : ADD x1,x1,#0x530 +13672 clk cpu0 R X1 0000000003008530 +13673 clk cpu0 IT (13637) 000107a0:0000100107a0_NS d2800002 O EL1h_n : MOV x2,#0 +13673 clk cpu0 R X2 0000000000000000 +13674 clk cpu0 IT (13638) 000107a4:0000100107a4_NS b00180c3 O EL1h_n : ADRP x3,0x30297a4 +13674 clk cpu0 R X3 0000000003029000 +13675 clk cpu0 IT (13639) 000107a8:0000100107a8_NS 91144063 O EL1h_n : ADD x3,x3,#0x510 +13675 clk cpu0 R X3 0000000003029510 +13676 clk cpu0 IT (13640) 000107ac:0000100107ac_NS b00180c4 O EL1h_n : ADRP x4,0x30297ac +13676 clk cpu0 R X4 0000000003029000 +13677 clk cpu0 IT (13641) 000107b0:0000100107b0_NS 910fc084 O EL1h_n : ADD x4,x4,#0x3f0 +13677 clk cpu0 R X4 00000000030293F0 +13678 clk cpu0 IT (13642) 000107b4:0000100107b4_NS b9000100 O EL1h_n : STR w0,[x8,#0] +13678 clk cpu0 MW4 038007bc:0000108007bc_NS 00000002 +13678 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003d DIRTY 0x000010800780_NS +13678 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e2 CLEAN 0x000010800780_NS +13678 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01e2 INVAL 0x000010800780_NS +13679 clk cpu0 IT (13643) 000107b8:0000100107b8_NS f90063e8 O EL1h_n : STR x8,[sp,#0xc0] +13679 clk cpu0 MW8 037006e0:000000f006e0_NS 00000000_038007bc +13680 clk cpu0 IT (13644) 000107bc:0000100107bc_NS f9005fe9 O EL1h_n : STR x9,[sp,#0xb8] +13680 clk cpu0 MW8 037006d8:000000f006d8_NS 00000000_03700790 +13681 clk cpu0 IT (13645) 000107c0:0000100107c0_NS f9005bea O EL1h_n : STR x10,[sp,#0xb0] +13681 clk cpu0 MW8 037006d0:000000f006d0_NS 00000000_00011234 +13682 clk cpu0 IT (13646) 000107c4:0000100107c4_NS b900afeb O EL1h_n : STR w11,[sp,#0xac] +13682 clk cpu0 MW4 037006cc:000000f006cc_NS 00000138 +13683 clk cpu0 IT (13647) 000107c8:0000100107c8_NS f90053ec O EL1h_n : STR x12,[sp,#0xa0] +13683 clk cpu0 MW8 037006c0:000000f006c0_NS 00000000_00000001 +13684 clk cpu0 IT (13648) 000107cc:0000100107cc_NS b9009fed O EL1h_n : STR w13,[sp,#0x9c] +13684 clk cpu0 MW4 037006bc:000000f006bc_NS 00000000 +13685 clk cpu0 IT (13649) 000107d0:0000100107d0_NS b9009bee O EL1h_n : STR w14,[sp,#0x98] +13685 clk cpu0 MW4 037006b8:000000f006b8_NS 0000f000 +13686 clk cpu0 IT (13650) 000107d4:0000100107d4_NS b90097ef O EL1h_n : STR w15,[sp,#0x94] +13686 clk cpu0 MW4 037006b4:000000f006b4_NS 0000000c +13687 clk cpu0 IT (13651) 000107d8:0000100107d8_NS b90093f0 O EL1h_n : STR w16,[sp,#0x90] +13687 clk cpu0 MW4 037006b0:000000f006b0_NS 00000f00 +13688 clk cpu0 IT (13652) 000107dc:0000100107dc_NS b9008ff1 O EL1h_n : STR w17,[sp,#0x8c] +13688 clk cpu0 MW4 037006ac:000000f006ac_NS 00000008 +13689 clk cpu0 IT (13653) 000107e0:0000100107e0_NS b9008bf2 O EL1h_n : STR w18,[sp,#0x88] +13689 clk cpu0 MW4 037006a8:000000f006a8_NS 00000001 +13690 clk cpu0 IT (13654) 000107e4:0000100107e4_NS f90043e1 O EL1h_n : STR x1,[sp,#0x80] +13690 clk cpu0 MW8 037006a0:000000f006a0_NS 00000000_03008530 +13691 clk cpu0 IT (13655) 000107e8:0000100107e8_NS f9003fe2 O EL1h_n : STR x2,[sp,#0x78] +13691 clk cpu0 MW8 03700698:000000f00698_NS 00000000_00000000 +13692 clk cpu0 IT (13656) 000107ec:0000100107ec_NS f9003be3 O EL1h_n : STR x3,[sp,#0x70] +13692 clk cpu0 MW8 03700690:000000f00690_NS 00000000_03029510 +13693 clk cpu0 IT (13657) 000107f0:0000100107f0_NS f90037e4 O EL1h_n : STR x4,[sp,#0x68] +13693 clk cpu0 MW8 03700688:000000f00688_NS 00000000_030293f0 +13694 clk cpu0 IT (13658) 000107f4:0000100107f4_NS 94025a9b O EL1h_n : BL 0xa7260 +13694 clk cpu0 R X30 00000000000107F8 +13695 clk cpu0 IT (13659) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +13695 clk cpu0 R X0 0000000000000000 +13696 clk cpu0 IT (13660) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +13696 clk cpu0 R cpsr 620007c5 +13697 clk cpu0 IT (13661) 000107f8:0000100107f8_NS b9018be0 O EL1h_n : STR w0,[sp,#0x188] +13697 clk cpu0 MW4 037007a8:000000f007a8_NS 00000000 +13697 clk cpu0 R cpsr 620003c5 +13698 clk cpu0 IT (13662) 000107fc:0000100107fc_NS 94021f5c O EL1h_n : BL 0x9856c +13698 clk cpu0 R X30 0000000000010800 +13699 clk cpu0 IT (13663) 0009856c:00001009856c_NS d0030be8 O EL1h_n : ADRP x8,0x621656c +13699 clk cpu0 R X8 0000000006216000 +13700 clk cpu0 IT (13664) 00098570:000010098570_NS b9404d00 O EL1h_n : LDR w0,[x8,#0x4c] +13700 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13700 clk cpu0 R X0 0000000000000001 +13701 clk cpu0 IT (13665) 00098574:000010098574_NS d65f03c0 O EL1h_n : RET +13702 clk cpu0 IT (13666) 00010800:000010010800_NS b90187e0 O EL1h_n : STR w0,[sp,#0x184] +13702 clk cpu0 MW4 037007a4:000000f007a4_NS 00000001 +13703 clk cpu0 IT (13667) 00010804:000010010804_NS f9405be8 O EL1h_n : LDR x8,[sp,#0xb0] +13703 clk cpu0 MR8 037006d0:000000f006d0_NS 00000000_00011234 +13703 clk cpu0 R X8 0000000000011234 +13704 clk cpu0 IT (13668) 00010808:000010010808_NS d63f0100 O EL1h_n : BLR x8 +13704 clk cpu0 R cpsr 62000bc5 +13704 clk cpu0 R X30 000000000001080C +13705 clk cpu0 IT (13669) 00011234:000010011234_NS d2a2c480 O EL1h_n : MOV x0,#0x16240000 +13705 clk cpu0 R cpsr 620003c5 +13705 clk cpu0 R X0 0000000016240000 +13706 clk cpu0 IT (13670) 00011238:000010011238_NS d65f03c0 O EL1h_n : RET +13707 clk cpu0 IT (13671) 0001080c:00001001080c_NS f9006fe0 O EL1h_n : STR x0,[sp,#0xd8] +13707 clk cpu0 MW8 037006f8:000000f006f8_NS 00000000_16240000 +13708 clk cpu0 IT (13672) 00010810:000010010810_NS b9418beb O EL1h_n : LDR w11,[sp,#0x188] +13708 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +13708 clk cpu0 R X11 0000000000000000 +13709 clk cpu0 IT (13673) 00010814:000010010814_NS 2a0b03e0 O EL1h_n : MOV w0,w11 +13709 clk cpu0 R X0 0000000000000000 +13710 clk cpu0 IT (13674) 00010818:000010010818_NS 94000270 O EL1h_n : BL 0x111d8 +13710 clk cpu0 R X30 000000000001081C +13711 clk cpu0 IT (13675) 000111d8:0000100111d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +13711 clk cpu0 R SP_EL1 0000000003700600 +13712 clk cpu0 IT (13676) 000111dc:0000100111dc_NS f9000bfe O EL1h_n : STR x30,[sp,#0x10] +13712 clk cpu0 MW8 03700610:000000f00610_NS 00000000_0001081c +13713 clk cpu0 IT (13677) 000111e0:0000100111e0_NS 39003fe0 O EL1h_n : STRB w0,[sp,#0xf] +13713 clk cpu0 MW1 0370060f:000000f0060f_NS 00 +13714 clk cpu0 IT (13678) 000111e4:0000100111e4_NS 94000291 O EL1h_n : BL 0x11c28 +13714 clk cpu0 R X30 00000000000111E8 +13715 clk cpu0 IT (13679) 00011c28:000010011c28_NS d2a46008 O EL1h_n : MOV x8,#0x23000000 +13715 clk cpu0 R X8 0000000023000000 +13716 clk cpu0 IT (13680) 00011c2c:000010011c2c_NS 90018309 O EL1h_n : ADRP x9,0x3071c2c +13716 clk cpu0 R X9 0000000003071000 +13717 clk cpu0 IT (13681) 00011c30:000010011c30_NS 9124a129 O EL1h_n : ADD x9,x9,#0x928 +13717 clk cpu0 R X9 0000000003071928 +13718 clk cpu0 IT (13682) 00011c34:000010011c34_NS f9000128 O EL1h_n : STR x8,[x9,#0] +13718 clk cpu0 MW8 03071928:000000871928_NS 00000000_23000000 +13719 clk cpu0 IT (13683) 00011c38:000010011c38_NS f9400120 O EL1h_n : LDR x0,[x9,#0] +13719 clk cpu0 MR8 03071928:000000871928_NS 00000000_23000000 +13719 clk cpu0 R X0 0000000023000000 +13720 clk cpu0 IT (13684) 00011c3c:000010011c3c_NS d65f03c0 O EL1h_n : RET +13721 clk cpu0 IT (13685) 000111e8:0000100111e8_NS 91400800 O EL1h_n : ADD x0,x0,#2,LSL #12 +13721 clk cpu0 R X0 0000000023002000 +13722 clk cpu0 IT (13686) 000111ec:0000100111ec_NS f9400bfe O EL1h_n : LDR x30,[sp,#0x10] +13722 clk cpu0 MR8 03700610:000000f00610_NS 00000000_0001081c +13722 clk cpu0 R X30 000000000001081C +13723 clk cpu0 IT (13687) 000111f0:0000100111f0_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +13723 clk cpu0 R SP_EL1 0000000003700620 +13724 clk cpu0 IT (13688) 000111f4:0000100111f4_NS d65f03c0 O EL1h_n : RET +13725 clk cpu0 IT (13689) 0001081c:00001001081c_NS f9006be0 O EL1h_n : STR x0,[sp,#0xd0] +13725 clk cpu0 MW8 037006f0:000000f006f0_NS 00000000_23002000 +13726 clk cpu0 IT (13690) 00010820:000010010820_NS b940afe0 O EL1h_n : LDR w0,[sp,#0xac] +13726 clk cpu0 MR4 037006cc:000000f006cc_NS 00000138 +13726 clk cpu0 R X0 0000000000000138 +13727 clk cpu0 IT (13691) 00010824:000010010824_NS 94021f7d O EL1h_n : BL 0x98618 +13727 clk cpu0 R X30 0000000000010828 +13728 clk cpu0 IT (13692) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +13728 clk cpu0 MW8 03700600:000000f00600_NS ff83ff83_ff83ff83 +13728 clk cpu0 R SP_EL1 0000000003700600 +13729 clk cpu0 IT (13693) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +13729 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +13729 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010828 +13730 clk cpu0 IT (13694) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +13730 clk cpu0 R X19 0000000000000138 +13731 clk cpu0 IT (13695) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +13731 clk cpu0 R X30 0000000000098628 +13732 clk cpu0 IT (13696) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +13732 clk cpu0 R X0 0000000000000000 +13733 clk cpu0 IT (13697) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +13733 clk cpu0 R cpsr 620007c5 +13734 clk cpu0 IT (13698) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +13734 clk cpu0 R cpsr 820003c5 +13735 clk cpu0 IT (13699) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +13735 clk cpu0 R X20 0000000000000000 +13736 clk cpu0 IS (13700) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +13737 clk cpu0 IT (13701) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +13737 clk cpu0 R X8 0000000000000000 +13738 clk cpu0 IT (13702) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +13739 clk cpu0 IT (13703) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +13739 clk cpu0 R X8 0000000003000000 +13740 clk cpu0 IT (13704) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +13740 clk cpu0 R X8 0000000003000268 +13741 clk cpu0 IT (13705) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +13741 clk cpu0 R X9 0000000000000C50 +13742 clk cpu0 IT (13706) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +13742 clk cpu0 R X8 0000000003000268 +13743 clk cpu0 IT (13707) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +13743 clk cpu0 MR8 030003a0:0000008003a0_NS 00000000_00000038 +13743 clk cpu0 R X19 0000000000000038 +13744 clk cpu0 IT (13708) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +13744 clk cpu0 R X8 000000000000BAAD +13745 clk cpu0 IT (13709) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +13745 clk cpu0 R X8 00000000900DBAAD +13746 clk cpu0 IT (13710) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +13746 clk cpu0 R cpsr 820003c5 +13747 clk cpu0 IT (13711) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +13748 clk cpu0 IT (13712) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +13748 clk cpu0 R X0 0000000000000038 +13749 clk cpu0 IT (13713) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +13749 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +13749 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010828 +13749 clk cpu0 R X19 00000000062160A2 +13749 clk cpu0 R X30 0000000000010828 +13750 clk cpu0 IT (13714) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +13750 clk cpu0 MR8 03700600:000000f00600_NS ff83ff83_ff83ff83 +13750 clk cpu0 R SP_EL1 0000000003700620 +13750 clk cpu0 R X20 FF83FF83FF83FF83 +13751 clk cpu0 IT (13715) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +13752 clk cpu0 IT (13716) 00010828:000010010828_NS d352fc08 O EL1h_n : LSR x8,x0,#18 +13752 clk cpu0 R X8 0000000000000000 +13753 clk cpu0 IT (13717) 0001082c:00001001082c_NS f94053e9 O EL1h_n : LDR x9,[sp,#0xa0] +13753 clk cpu0 MR8 037006c0:000000f006c0_NS 00000000_00000001 +13753 clk cpu0 R X9 0000000000000001 +13754 clk cpu0 IT (13718) 00010830:000010010830_NS 8a090108 O EL1h_n : AND x8,x8,x9 +13754 clk cpu0 R X8 0000000000000000 +13755 clk cpu0 IT (13719) 00010834:000010010834_NS b900cfe8 O EL1h_n : STR w8,[sp,#0xcc] +13755 clk cpu0 MW4 037006ec:000000f006ec_NS 00000000 +13756 clk cpu0 IT (13720) 00010838:000010010838_NS b9409fe0 O EL1h_n : LDR w0,[sp,#0x9c] +13756 clk cpu0 MR4 037006bc:000000f006bc_NS 00000000 +13756 clk cpu0 R X0 0000000000000000 +13757 clk cpu0 IT (13721) 0001083c:00001001083c_NS b9409be1 O EL1h_n : LDR w1,[sp,#0x98] +13757 clk cpu0 MR4 037006b8:000000f006b8_NS 0000f000 +13757 clk cpu0 R X1 000000000000F000 +13758 clk cpu0 IT (13722) 00010840:000010010840_NS 94021fcb O EL1h_n : BL 0x9876c +13758 clk cpu0 R X30 0000000000010844 +13758 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003a INVAL 0x000010094740 +13758 clk cpu0 CACHE cpu.cpu0.l1icache LINE 003a ALLOC 0x000010098740_NS +13759 clk cpu0 IT (13723) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +13759 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +13759 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00010844 +13759 clk cpu0 R SP_EL1 0000000003700610 +13760 clk cpu0 IT (13724) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +13760 clk cpu0 R cpsr 620003c5 +13761 clk cpu0 IT (13725) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +13762 clk cpu0 IT (13726) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +13762 clk cpu0 R X8 0000000006216000 +13763 clk cpu0 IT (13727) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +13763 clk cpu0 MR4 06216108:000015216108_NS 00030001 +13763 clk cpu0 R X19 0000000000030001 +13764 clk cpu0 IT (13728) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +13765 clk cpu0 IT (13729) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +13765 clk cpu0 R X0 0000000000030001 +13766 clk cpu0 IT (13730) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +13766 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +13766 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00010844 +13766 clk cpu0 R SP_EL1 0000000003700620 +13766 clk cpu0 R X19 00000000062160A2 +13766 clk cpu0 R X30 0000000000010844 +13767 clk cpu0 IT (13731) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +13768 clk cpu0 IT (13732) 00010844:000010010844_NS b9016fe0 O EL1h_n : STR w0,[sp,#0x16c] +13768 clk cpu0 MW4 0370078c:000000f0078c_NS 00030001 +13769 clk cpu0 IT (13733) 00010848:000010010848_NS b9416fe8 O EL1h_n : LDR w8,[sp,#0x16c] +13769 clk cpu0 MR4 0370078c:000000f0078c_NS 00030001 +13769 clk cpu0 R X8 0000000000030001 +13770 clk cpu0 IT (13734) 0001084c:00001001084c_NS b9409beb O EL1h_n : LDR w11,[sp,#0x98] +13770 clk cpu0 MR4 037006b8:000000f006b8_NS 0000f000 +13770 clk cpu0 R X11 000000000000F000 +13771 clk cpu0 IT (13735) 00010850:000010010850_NS 0a0b0108 O EL1h_n : AND w8,w8,w11 +13771 clk cpu0 R X8 0000000000000000 +13772 clk cpu0 IT (13736) 00010854:000010010854_NS b94097ed O EL1h_n : LDR w13,[sp,#0x94] +13772 clk cpu0 MR4 037006b4:000000f006b4_NS 0000000c +13772 clk cpu0 R X13 000000000000000C +13773 clk cpu0 IT (13737) 00010858:000010010858_NS 1acd2508 O EL1h_n : LSR w8,w8,w13 +13773 clk cpu0 R X8 0000000000000000 +13774 clk cpu0 IT (13738) 0001085c:00001001085c_NS 2a0803e9 O EL1h_n : MOV w9,w8 +13774 clk cpu0 R X9 0000000000000000 +13775 clk cpu0 IT (13739) 00010860:000010010860_NS d3407d29 O EL1h_n : UBFX x9,x9,#0,#32 +13775 clk cpu0 R X9 0000000000000000 +13776 clk cpu0 IT (13740) 00010864:000010010864_NS f9405fea O EL1h_n : LDR x10,[sp,#0xb8] +13776 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +13776 clk cpu0 R X10 0000000003700790 +13777 clk cpu0 IT (13741) 00010868:000010010868_NS f9000549 O EL1h_n : STR x9,[x10,#8] +13777 clk cpu0 MW8 03700798:000000f00798_NS 00000000_00000000 +13778 clk cpu0 IT (13742) 0001086c:00001001086c_NS b9416fe8 O EL1h_n : LDR w8,[sp,#0x16c] +13778 clk cpu0 MR4 0370078c:000000f0078c_NS 00030001 +13778 clk cpu0 R X8 0000000000030001 +13779 clk cpu0 IT (13743) 00010870:000010010870_NS b94093ee O EL1h_n : LDR w14,[sp,#0x90] +13779 clk cpu0 MR4 037006b0:000000f006b0_NS 00000f00 +13779 clk cpu0 R X14 0000000000000F00 +13780 clk cpu0 IT (13744) 00010874:000010010874_NS 0a0e0108 O EL1h_n : AND w8,w8,w14 +13780 clk cpu0 R X8 0000000000000000 +13781 clk cpu0 IT (13745) 00010878:000010010878_NS b9408fef O EL1h_n : LDR w15,[sp,#0x8c] +13781 clk cpu0 MR4 037006ac:000000f006ac_NS 00000008 +13781 clk cpu0 R X15 0000000000000008 +13782 clk cpu0 IT (13746) 0001087c:00001001087c_NS 1acf2508 O EL1h_n : LSR w8,w8,w15 +13782 clk cpu0 R X8 0000000000000000 +13783 clk cpu0 IT (13747) 00010880:000010010880_NS b9408bf0 O EL1h_n : LDR w16,[sp,#0x88] +13783 clk cpu0 MR4 037006a8:000000f006a8_NS 00000001 +13783 clk cpu0 R X16 0000000000000001 +13784 clk cpu0 IT (13748) 00010884:000010010884_NS 0a280208 O EL1h_n : BIC w8,w16,w8 +13784 clk cpu0 R X8 0000000000000001 +13785 clk cpu0 IT (13749) 00010888:000010010888_NS 2a0803e9 O EL1h_n : MOV w9,w8 +13785 clk cpu0 R X9 0000000000000001 +13786 clk cpu0 IT (13750) 0001088c:00001001088c_NS d3407d29 O EL1h_n : UBFX x9,x9,#0,#32 +13786 clk cpu0 R X9 0000000000000001 +13787 clk cpu0 IT (13751) 00010890:000010010890_NS f9000149 O EL1h_n : STR x9,[x10,#0] +13787 clk cpu0 MW8 03700790:000000f00790_NS 00000000_00000001 +13788 clk cpu0 IT (13752) 00010894:000010010894_NS 940002c0 O EL1h_n : BL 0x11394 +13788 clk cpu0 R X30 0000000000010898 +13789 clk cpu0 IT (13753) 00011394:000010011394_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +13789 clk cpu0 R SP_EL1 0000000003700590 +13790 clk cpu0 IT (13754) 00011398:000010011398_NS f90043fe O EL1h_n : STR x30,[sp,#0x80] +13790 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00010898 +13791 clk cpu0 IT (13755) 0001139c:00001001139c_NS d2800068 O EL1h_n : MOV x8,#3 +13791 clk cpu0 R X8 0000000000000003 +13792 clk cpu0 IT (13756) 000113a0:0000100113a0_NS 52811009 O EL1h_n : MOV w9,#0x880 +13792 clk cpu0 R X9 0000000000000880 +13793 clk cpu0 IT (13757) 000113a4:0000100113a4_NS d28001ea O EL1h_n : MOV x10,#0xf +13793 clk cpu0 R X10 000000000000000F +13794 clk cpu0 IT (13758) 000113a8:0000100113a8_NS 52802700 O EL1h_n : MOV w0,#0x138 +13794 clk cpu0 R X0 0000000000000138 +13795 clk cpu0 IT (13759) 000113ac:0000100113ac_NS d280002b O EL1h_n : MOV x11,#1 +13795 clk cpu0 R X11 0000000000000001 +13796 clk cpu0 IT (13760) 000113b0:0000100113b0_NS 5280000c O EL1h_n : MOV w12,#0 +13796 clk cpu0 R X12 0000000000000000 +13797 clk cpu0 IT (13761) 000113b4:0000100113b4_NS 529e000d O EL1h_n : MOV w13,#0xf000 +13797 clk cpu0 R X13 000000000000F000 +13798 clk cpu0 IT (13762) 000113b8:0000100113b8_NS 5280018e O EL1h_n : MOV w14,#0xc +13798 clk cpu0 R X14 000000000000000C +13799 clk cpu0 IT (13763) 000113bc:0000100113bc_NS 5280002f O EL1h_n : MOV w15,#1 +13799 clk cpu0 R X15 0000000000000001 +13800 clk cpu0 IT (13764) 000113c0:0000100113c0_NS f00001c1 O EL1h_n : ADRP x1,0x4c3c0 +13800 clk cpu0 R X1 000000000004C000 +13801 clk cpu0 IT (13765) 000113c4:0000100113c4_NS 91332421 O EL1h_n : ADD x1,x1,#0xcc9 +13801 clk cpu0 R X1 000000000004CCC9 +13802 clk cpu0 IT (13766) 000113c8:0000100113c8_NS 5281e010 O EL1h_n : MOV w16,#0xf00 +13802 clk cpu0 R X16 0000000000000F00 +13803 clk cpu0 IT (13767) 000113cc:0000100113cc_NS 52800111 O EL1h_n : MOV w17,#8 +13803 clk cpu0 R X17 0000000000000008 +13804 clk cpu0 IT (13768) 000113d0:0000100113d0_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +13804 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +13805 clk cpu0 IT (13769) 000113d4:0000100113d4_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +13805 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +13806 clk cpu0 IT (13770) 000113d8:0000100113d8_NS b90043e0 O EL1h_n : STR w0,[sp,#0x40] +13806 clk cpu0 MW4 037005d0:000000f005d0_NS 00000138 +13807 clk cpu0 IT (13771) 000113dc:0000100113dc_NS 2a0903e0 O EL1h_n : MOV w0,w9 +13807 clk cpu0 R X0 0000000000000880 +13808 clk cpu0 IT (13772) 000113e0:0000100113e0_NS b9003fe9 O EL1h_n : STR w9,[sp,#0x3c] +13808 clk cpu0 MW4 037005cc:000000f005cc_NS 00000880 +13809 clk cpu0 IT (13773) 000113e4:0000100113e4_NS f9001bea O EL1h_n : STR x10,[sp,#0x30] +13809 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_0000000f +13810 clk cpu0 IT (13774) 000113e8:0000100113e8_NS f90017eb O EL1h_n : STR x11,[sp,#0x28] +13810 clk cpu0 MW8 037005b8:000000f005b8_NS 00000000_00000001 +13811 clk cpu0 IT (13775) 000113ec:0000100113ec_NS b90027ec O EL1h_n : STR w12,[sp,#0x24] +13811 clk cpu0 MW4 037005b4:000000f005b4_NS 00000000 +13812 clk cpu0 IT (13776) 000113f0:0000100113f0_NS b90023ed O EL1h_n : STR w13,[sp,#0x20] +13812 clk cpu0 MW4 037005b0:000000f005b0_NS 0000f000 +13813 clk cpu0 IT (13777) 000113f4:0000100113f4_NS b9001fee O EL1h_n : STR w14,[sp,#0x1c] +13813 clk cpu0 MW4 037005ac:000000f005ac_NS 0000000c +13814 clk cpu0 IT (13778) 000113f8:0000100113f8_NS b9001bef O EL1h_n : STR w15,[sp,#0x18] +13814 clk cpu0 MW4 037005a8:000000f005a8_NS 00000001 +13815 clk cpu0 IT (13779) 000113fc:0000100113fc_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +13815 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_0004ccc9 +13816 clk cpu0 IT (13780) 00011400:000010011400_NS b9000ff0 O EL1h_n : STR w16,[sp,#0xc] +13816 clk cpu0 MW4 0370059c:000000f0059c_NS 00000f00 +13817 clk cpu0 IT (13781) 00011404:000010011404_NS b9000bf1 O EL1h_n : STR w17,[sp,#8] +13817 clk cpu0 MW4 03700598:000000f00598_NS 00000008 +13818 clk cpu0 IT (13782) 00011408:000010011408_NS 94021c84 O EL1h_n : BL 0x98618 +13818 clk cpu0 R X30 000000000001140C +13819 clk cpu0 IT (13783) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +13819 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13819 clk cpu0 R SP_EL1 0000000003700570 +13820 clk cpu0 IT (13784) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +13820 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +13820 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001140c +13821 clk cpu0 IT (13785) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +13821 clk cpu0 R X19 0000000000000880 +13822 clk cpu0 IT (13786) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +13822 clk cpu0 R X30 0000000000098628 +13823 clk cpu0 IT (13787) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +13823 clk cpu0 R X0 0000000000000000 +13824 clk cpu0 IT (13788) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +13824 clk cpu0 R cpsr 620007c5 +13825 clk cpu0 IT (13789) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +13825 clk cpu0 R cpsr 820003c5 +13826 clk cpu0 IT (13790) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +13826 clk cpu0 R X20 0000000000000000 +13827 clk cpu0 IS (13791) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +13828 clk cpu0 IT (13792) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +13828 clk cpu0 R X8 0000000000000000 +13829 clk cpu0 IT (13793) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +13830 clk cpu0 IT (13794) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +13830 clk cpu0 R X8 0000000003000000 +13831 clk cpu0 IT (13795) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +13831 clk cpu0 R X8 0000000003000268 +13832 clk cpu0 IT (13796) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +13832 clk cpu0 R X9 0000000000000C50 +13833 clk cpu0 IT (13797) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +13833 clk cpu0 R X8 0000000003000268 +13834 clk cpu0 IT (13798) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +13834 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +13834 clk cpu0 R X19 1201211123111112 +13835 clk cpu0 IT (13799) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +13835 clk cpu0 R X8 000000000000BAAD +13836 clk cpu0 IT (13800) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +13836 clk cpu0 R X8 00000000900DBAAD +13837 clk cpu0 IT (13801) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +13837 clk cpu0 R cpsr 220003c5 +13838 clk cpu0 IT (13802) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +13839 clk cpu0 IT (13803) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +13839 clk cpu0 R X0 1201211123111112 +13840 clk cpu0 IT (13804) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +13840 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +13840 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001140c +13840 clk cpu0 R X19 00000000062160A2 +13840 clk cpu0 R X30 000000000001140C +13841 clk cpu0 IT (13805) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +13841 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13841 clk cpu0 R SP_EL1 0000000003700590 +13841 clk cpu0 R X20 FF83FF83FF83FF83 +13842 clk cpu0 IT (13806) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +13843 clk cpu0 IT (13807) 0001140c:00001001140c_NS d34cfc08 O EL1h_n : LSR x8,x0,#12 +13843 clk cpu0 R X8 0001201211123111 +13844 clk cpu0 IT (13808) 00011410:000010011410_NS f9401bea O EL1h_n : LDR x10,[sp,#0x30] +13844 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +13844 clk cpu0 R X10 000000000000000F +13845 clk cpu0 IT (13809) 00011414:000010011414_NS 8a0a0108 O EL1h_n : AND x8,x8,x10 +13845 clk cpu0 R X8 0000000000000001 +13846 clk cpu0 IT (13810) 00011418:000010011418_NS b9007fe8 O EL1h_n : STR w8,[sp,#0x7c] +13846 clk cpu0 MW4 0370060c:000000f0060c_NS 00000001 +13847 clk cpu0 IT (13811) 0001141c:00001001141c_NS b9403fe0 O EL1h_n : LDR w0,[sp,#0x3c] +13847 clk cpu0 MR4 037005cc:000000f005cc_NS 00000880 +13847 clk cpu0 R X0 0000000000000880 +13848 clk cpu0 IT (13812) 00011420:000010011420_NS 94021c7e O EL1h_n : BL 0x98618 +13848 clk cpu0 R X30 0000000000011424 +13849 clk cpu0 IT (13813) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +13849 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13849 clk cpu0 R SP_EL1 0000000003700570 +13850 clk cpu0 IT (13814) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +13850 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +13850 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011424 +13851 clk cpu0 IT (13815) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +13851 clk cpu0 R X19 0000000000000880 +13852 clk cpu0 IT (13816) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +13852 clk cpu0 R X30 0000000000098628 +13853 clk cpu0 IT (13817) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +13853 clk cpu0 R X0 0000000000000000 +13854 clk cpu0 IT (13818) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +13854 clk cpu0 R cpsr 220007c5 +13855 clk cpu0 IT (13819) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +13855 clk cpu0 R cpsr 820003c5 +13856 clk cpu0 IT (13820) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +13856 clk cpu0 R X20 0000000000000000 +13857 clk cpu0 IS (13821) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +13858 clk cpu0 IT (13822) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +13858 clk cpu0 R X8 0000000000000000 +13859 clk cpu0 IT (13823) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +13860 clk cpu0 IT (13824) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +13860 clk cpu0 R X8 0000000003000000 +13861 clk cpu0 IT (13825) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +13861 clk cpu0 R X8 0000000003000268 +13862 clk cpu0 IT (13826) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +13862 clk cpu0 R X9 0000000000000C50 +13863 clk cpu0 IT (13827) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +13863 clk cpu0 R X8 0000000003000268 +13864 clk cpu0 IT (13828) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +13864 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +13864 clk cpu0 R X19 1201211123111112 +13865 clk cpu0 IT (13829) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +13865 clk cpu0 R X8 000000000000BAAD +13866 clk cpu0 IT (13830) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +13866 clk cpu0 R X8 00000000900DBAAD +13867 clk cpu0 IT (13831) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +13867 clk cpu0 R cpsr 220003c5 +13868 clk cpu0 IT (13832) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +13869 clk cpu0 IT (13833) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +13869 clk cpu0 R X0 1201211123111112 +13870 clk cpu0 IT (13834) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +13870 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +13870 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011424 +13870 clk cpu0 R X19 00000000062160A2 +13870 clk cpu0 R X30 0000000000011424 +13871 clk cpu0 IT (13835) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +13871 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13871 clk cpu0 R SP_EL1 0000000003700590 +13871 clk cpu0 R X20 FF83FF83FF83FF83 +13872 clk cpu0 IT (13836) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +13873 clk cpu0 IT (13837) 00011424:000010011424_NS d348fc0a O EL1h_n : LSR x10,x0,#8 +13873 clk cpu0 R X10 0012012111231111 +13874 clk cpu0 IT (13838) 00011428:000010011428_NS f9401beb O EL1h_n : LDR x11,[sp,#0x30] +13874 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +13874 clk cpu0 R X11 000000000000000F +13875 clk cpu0 IT (13839) 0001142c:00001001142c_NS 8a0b014a O EL1h_n : AND x10,x10,x11 +13875 clk cpu0 R X10 0000000000000001 +13876 clk cpu0 IT (13840) 00011430:000010011430_NS b9007bea O EL1h_n : STR w10,[sp,#0x78] +13876 clk cpu0 MW4 03700608:000000f00608_NS 00000001 +13877 clk cpu0 IT (13841) 00011434:000010011434_NS b94043e0 O EL1h_n : LDR w0,[sp,#0x40] +13877 clk cpu0 MR4 037005d0:000000f005d0_NS 00000138 +13877 clk cpu0 R X0 0000000000000138 +13878 clk cpu0 IT (13842) 00011438:000010011438_NS 94021c78 O EL1h_n : BL 0x98618 +13878 clk cpu0 R X30 000000000001143C +13879 clk cpu0 IT (13843) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +13879 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13879 clk cpu0 R SP_EL1 0000000003700570 +13880 clk cpu0 IT (13844) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +13880 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +13880 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001143c +13881 clk cpu0 IT (13845) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +13881 clk cpu0 R X19 0000000000000138 +13882 clk cpu0 IT (13846) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +13882 clk cpu0 R X30 0000000000098628 +13883 clk cpu0 IT (13847) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +13883 clk cpu0 R X0 0000000000000000 +13884 clk cpu0 IT (13848) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +13884 clk cpu0 R cpsr 220007c5 +13885 clk cpu0 IT (13849) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +13885 clk cpu0 R cpsr 820003c5 +13886 clk cpu0 IT (13850) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +13886 clk cpu0 R X20 0000000000000000 +13887 clk cpu0 IS (13851) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +13888 clk cpu0 IT (13852) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +13888 clk cpu0 R X8 0000000000000000 +13889 clk cpu0 IT (13853) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +13890 clk cpu0 IT (13854) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +13890 clk cpu0 R X8 0000000003000000 +13891 clk cpu0 IT (13855) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +13891 clk cpu0 R X8 0000000003000268 +13892 clk cpu0 IT (13856) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +13892 clk cpu0 R X9 0000000000000C50 +13893 clk cpu0 IT (13857) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +13893 clk cpu0 R X8 0000000003000268 +13894 clk cpu0 IT (13858) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +13894 clk cpu0 MR8 030003a0:0000008003a0_NS 00000000_00000038 +13894 clk cpu0 R X19 0000000000000038 +13895 clk cpu0 IT (13859) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +13895 clk cpu0 R X8 000000000000BAAD +13896 clk cpu0 IT (13860) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +13896 clk cpu0 R X8 00000000900DBAAD +13897 clk cpu0 IT (13861) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +13897 clk cpu0 R cpsr 820003c5 +13898 clk cpu0 IT (13862) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +13899 clk cpu0 IT (13863) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +13899 clk cpu0 R X0 0000000000000038 +13900 clk cpu0 IT (13864) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +13900 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +13900 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001143c +13900 clk cpu0 R X19 00000000062160A2 +13900 clk cpu0 R X30 000000000001143C +13901 clk cpu0 IT (13865) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +13901 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +13901 clk cpu0 R SP_EL1 0000000003700590 +13901 clk cpu0 R X20 FF83FF83FF83FF83 +13902 clk cpu0 IT (13866) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +13903 clk cpu0 IT (13867) 0001143c:00001001143c_NS d352fc0b O EL1h_n : LSR x11,x0,#18 +13903 clk cpu0 R X11 0000000000000000 +13904 clk cpu0 IT (13868) 00011440:000010011440_NS f94017f2 O EL1h_n : LDR x18,[sp,#0x28] +13904 clk cpu0 MR8 037005b8:000000f005b8_NS 00000000_00000001 +13904 clk cpu0 R X18 0000000000000001 +13905 clk cpu0 IT (13869) 00011444:000010011444_NS 8a12016b O EL1h_n : AND x11,x11,x18 +13905 clk cpu0 R X11 0000000000000000 +13906 clk cpu0 IT (13870) 00011448:000010011448_NS b90077eb O EL1h_n : STR w11,[sp,#0x74] +13906 clk cpu0 MW4 03700604:000000f00604_NS 00000000 +13907 clk cpu0 IT (13871) 0001144c:00001001144c_NS b94027e0 O EL1h_n : LDR w0,[sp,#0x24] +13907 clk cpu0 MR4 037005b4:000000f005b4_NS 00000000 +13907 clk cpu0 R X0 0000000000000000 +13908 clk cpu0 IT (13872) 00011450:000010011450_NS b94023e1 O EL1h_n : LDR w1,[sp,#0x20] +13908 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +13908 clk cpu0 R X1 000000000000F000 +13909 clk cpu0 IT (13873) 00011454:000010011454_NS 94021cc6 O EL1h_n : BL 0x9876c +13909 clk cpu0 R X30 0000000000011458 +13910 clk cpu0 IT (13874) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +13910 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +13910 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011458 +13910 clk cpu0 R SP_EL1 0000000003700580 +13911 clk cpu0 IT (13875) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +13911 clk cpu0 R cpsr 620003c5 +13912 clk cpu0 IT (13876) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +13913 clk cpu0 IT (13877) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +13913 clk cpu0 R X8 0000000006216000 +13914 clk cpu0 IT (13878) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +13914 clk cpu0 MR4 06216108:000015216108_NS 00030001 +13914 clk cpu0 R X19 0000000000030001 +13915 clk cpu0 IT (13879) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +13916 clk cpu0 IT (13880) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +13916 clk cpu0 R X0 0000000000030001 +13917 clk cpu0 IT (13881) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +13917 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +13917 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011458 +13917 clk cpu0 R SP_EL1 0000000003700590 +13917 clk cpu0 R X19 00000000062160A2 +13917 clk cpu0 R X30 0000000000011458 +13918 clk cpu0 IT (13882) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +13919 clk cpu0 IT (13883) 00011458:000010011458_NS b90047e0 O EL1h_n : STR w0,[sp,#0x44] +13919 clk cpu0 MW4 037005d4:000000f005d4_NS 00030001 +13920 clk cpu0 IT (13884) 0001145c:00001001145c_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +13920 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +13920 clk cpu0 R X8 0000000000030001 +13921 clk cpu0 IT (13885) 00011460:000010011460_NS b94023e9 O EL1h_n : LDR w9,[sp,#0x20] +13921 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +13921 clk cpu0 R X9 000000000000F000 +13922 clk cpu0 IT (13886) 00011464:000010011464_NS 0a090108 O EL1h_n : AND w8,w8,w9 +13922 clk cpu0 R X8 0000000000000000 +13923 clk cpu0 IT (13887) 00011468:000010011468_NS b9401fea O EL1h_n : LDR w10,[sp,#0x1c] +13923 clk cpu0 MR4 037005ac:000000f005ac_NS 0000000c +13923 clk cpu0 R X10 000000000000000C +13924 clk cpu0 IT (13888) 0001146c:00001001146c_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +13924 clk cpu0 R X8 0000000000000000 +13925 clk cpu0 IT (13889) 00011470:000010011470_NS 2a0803f2 O EL1h_n : MOV w18,w8 +13925 clk cpu0 R X18 0000000000000000 +13926 clk cpu0 IT (13890) 00011474:000010011474_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +13926 clk cpu0 R X18 0000000000000000 +13927 clk cpu0 IT (13891) 00011478:000010011478_NS f90037f2 O EL1h_n : STR x18,[sp,#0x68] +13927 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +13928 clk cpu0 IT (13892) 0001147c:00001001147c_NS b94047e2 O EL1h_n : LDR w2,[sp,#0x44] +13928 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +13928 clk cpu0 R X2 0000000000030001 +13929 clk cpu0 IT (13893) 00011480:000010011480_NS f94037e3 O EL1h_n : LDR x3,[sp,#0x68] +13929 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +13929 clk cpu0 R X3 0000000000000000 +13930 clk cpu0 IT (13894) 00011484:000010011484_NS b9401be0 O EL1h_n : LDR w0,[sp,#0x18] +13930 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +13930 clk cpu0 R X0 0000000000000001 +13931 clk cpu0 IT (13895) 00011488:000010011488_NS f9400be1 O EL1h_n : LDR x1,[sp,#0x10] +13931 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_0004ccc9 +13931 clk cpu0 R X1 000000000004CCC9 +13932 clk cpu0 IT (13896) 0001148c:00001001148c_NS 94022c10 O EL1h_n : BL 0x9c4cc +13932 clk cpu0 R X30 0000000000011490 +13933 clk cpu0 IT (13897) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +13933 clk cpu0 R SP_EL1 0000000003700500 +13934 clk cpu0 IT (13898) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +13934 clk cpu0 R X8 0000000006216000 +13935 clk cpu0 IT (13899) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +13935 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +13935 clk cpu0 R X8 0000000000000003 +13936 clk cpu0 IT (13900) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +13936 clk cpu0 MW8 03700570:000000f00570_NS 00000000_02f00028 +13936 clk cpu0 MW8 03700578:000000f00578_NS ff83ff83_ff83ff83 +13937 clk cpu0 IT (13901) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +13937 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +13937 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011490 +13938 clk cpu0 IT (13902) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +13938 clk cpu0 MW8 03700500:000000f00500_NS 00000000_00030001 +13938 clk cpu0 MW8 03700508:000000f00508_NS 00000000_00000000 +13939 clk cpu0 IT (13903) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +13939 clk cpu0 R cpsr 220003c5 +13940 clk cpu0 IT (13904) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +13940 clk cpu0 MW8 03700510:000000f00510_NS 00000000_030293f0 +13940 clk cpu0 MW8 03700518:000000f00518_NS f800f800_f800f800 +13941 clk cpu0 IT (13905) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +13941 clk cpu0 MW8 03700520:000000f00520_NS 00000000_90000000 +13941 clk cpu0 MW8 03700528:000000f00528_NS 03ff8000_03ff8000 +13942 clk cpu0 IT (13906) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +13942 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00000000 +13942 clk cpu0 MW8 03700568:000000f00568_NS 00000000_00000000 +13943 clk cpu0 IT (13907) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +13943 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +13943 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000000 +13944 clk cpu0 IS (13908) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +13945 clk cpu0 IT (13909) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +13945 clk cpu0 R X20 0000000003008000 +13946 clk cpu0 IT (13910) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +13946 clk cpu0 R X20 0000000003008528 +13947 clk cpu0 IT (13911) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +13947 clk cpu0 R X0 0000000003008528 +13948 clk cpu0 IT (13912) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +13948 clk cpu0 R X19 000000000004CCC9 +13949 clk cpu0 IT (13913) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +13949 clk cpu0 R X30 000000000009C510 +13950 clk cpu0 IT (13914) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +13950 clk cpu0 R X8 0000000006216000 +13951 clk cpu0 IT (13915) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +13951 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +13951 clk cpu0 R X8 0000000000000001 +13952 clk cpu0 IT (13916) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +13952 clk cpu0 R cpsr 820003c5 +13953 clk cpu0 IT (13917) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +13954 clk cpu0 IT (13918) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +13955 clk cpu0 IT (13919) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +13955 clk cpu0 R X9 0000000003700500 +13956 clk cpu0 IT (13920) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +13956 clk cpu0 R X8 00000000FFFFFFD0 +13957 clk cpu0 IT (13921) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +13957 clk cpu0 R X10 0000000003700590 +13958 clk cpu0 IT (13922) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +13958 clk cpu0 R X9 0000000003700530 +13959 clk cpu0 IT (13923) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +13959 clk cpu0 R X0 0000000000000000 +13960 clk cpu0 IT (13924) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +13960 clk cpu0 R X1 0000000000000000 +13961 clk cpu0 IT (13925) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +13961 clk cpu0 R X2 0000000000000000 +13962 clk cpu0 IT (13926) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +13962 clk cpu0 MW8 03700568:000000f00568_NS 00000000_ffffffd0 +13963 clk cpu0 IT (13927) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +13963 clk cpu0 MW8 03700550:000000f00550_NS 00000000_03700590 +13963 clk cpu0 MW8 03700558:000000f00558_NS 00000000_03700530 +13964 clk cpu0 IT (13928) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +13965 clk cpu0 IT (13929) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +13965 clk cpu0 MR8 03700558:000000f00558_NS 00000000_03700530 +13965 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00000000 +13965 clk cpu0 R X8 0000000000000000 +13965 clk cpu0 R X10 0000000003700530 +13966 clk cpu0 IT (13930) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +13966 clk cpu0 MR8 03700550:000000f00550_NS 00000000_03700590 +13966 clk cpu0 R X9 0000000003700590 +13967 clk cpu0 IT (13931) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +13967 clk cpu0 MR8 03700568:000000f00568_NS 00000000_ffffffd0 +13967 clk cpu0 R X11 00000000FFFFFFD0 +13968 clk cpu0 IT (13932) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +13968 clk cpu0 R X21 0000000000000000 +13969 clk cpu0 IT (13933) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +13969 clk cpu0 R X1 0000000003700530 +13970 clk cpu0 IT (13934) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +13970 clk cpu0 R X0 000000000004CCC9 +13971 clk cpu0 IT (13935) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +13971 clk cpu0 MW8 03700538:000000f00538_NS 00000000_03700530 +13971 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +13972 clk cpu0 IT (13936) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +13972 clk cpu0 MW8 03700530:000000f00530_NS 00000000_03700590 +13973 clk cpu0 IT (13937) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +13973 clk cpu0 MW8 03700548:000000f00548_NS 00000000_ffffffd0 +13974 clk cpu0 IT (13938) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +13974 clk cpu0 R X30 000000000009C560 +13975 clk cpu0 IT (13939) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +13975 clk cpu0 R SP_EL1 0000000003700460 +13976 clk cpu0 IT (13940) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +13976 clk cpu0 MW8 037004f0:000000f004f0_NS 00000000_0004ccc9 +13976 clk cpu0 MW8 037004f8:000000f004f8_NS 00000000_0009c560 +13977 clk cpu0 IT (13941) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +13977 clk cpu0 R X19 0000000003700530 +13978 clk cpu0 IT (13942) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +13978 clk cpu0 R X1 000000000004C000 +13979 clk cpu0 IT (13943) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +13979 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_00000000 +13979 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_03008528 +13980 clk cpu0 IT (13944) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +13980 clk cpu0 R X20 000000000004CCC9 +13981 clk cpu0 IT (13945) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +13981 clk cpu0 R X1 000000000004C00B +13982 clk cpu0 IT (13946) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +13982 clk cpu0 R X0 0000000003700464 +13983 clk cpu0 IT (13947) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +13983 clk cpu0 R X2 000000000000003B +13984 clk cpu0 IT (13948) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +13984 clk cpu0 MW8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +13985 clk cpu0 IT (13949) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +13985 clk cpu0 MW8 037004b0:000000f004b0_NS 00010001_00010001 +13985 clk cpu0 MW8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +13986 clk cpu0 IT (13950) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +13986 clk cpu0 MW8 037004c0:000000f004c0_NS 00000000_0000003c +13986 clk cpu0 MW8 037004c8:000000f004c8_NS 00000000_00007c00 +13987 clk cpu0 IT (13951) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +13987 clk cpu0 MW8 037004d0:000000f004d0_NS 00000000_00000000 +13987 clk cpu0 MW8 037004d8:000000f004d8_NS 00000000_90000000 +13988 clk cpu0 IT (13952) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +13988 clk cpu0 R X30 0000000000092B80 +13989 clk cpu0 IT (13953) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +13989 clk cpu0 MW8 03700450:000000f00450_NS 00000000_03700530 +13989 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00092b80 +13989 clk cpu0 R SP_EL1 0000000003700450 +13990 clk cpu0 IT (13954) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +13990 clk cpu0 R X19 0000000003700464 +13991 clk cpu0 IT (13955) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +13991 clk cpu0 R X30 00000000000104DC +13992 clk cpu0 IT (13956) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +13992 clk cpu0 R cpsr 220003c5 +13993 clk cpu0 IS (13957) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +13994 clk cpu0 IT (13958) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +13994 clk cpu0 R cpsr 420003c5 +13995 clk cpu0 IT (13959) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +13996 clk cpu0 IT (13960) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +13996 clk cpu0 R cpsr 020003c5 +13996 clk cpu0 R X10 0000000000000003 +13997 clk cpu0 IS (13961) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +13998 clk cpu0 IT (13962) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +13998 clk cpu0 R X9 0000000000000020 +13999 clk cpu0 IT (13963) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +13999 clk cpu0 R X8 000000000004C008 +14000 clk cpu0 IT (13964) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +14000 clk cpu0 R cpsr 220003c5 +14001 clk cpu0 IT (13965) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +14001 clk cpu0 R X9 0000000000000008 +14002 clk cpu0 IS (13966) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +14003 clk cpu0 IT (13967) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +14003 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +14003 clk cpu0 R X12 000000000A00000A +14004 clk cpu0 IT (13968) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +14004 clk cpu0 R X10 0000000000000018 +14005 clk cpu0 IT (13969) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +14005 clk cpu0 R X11 000000000000003B +14006 clk cpu0 IT (13970) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14006 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +14006 clk cpu0 R X8 000000000004C00C +14006 clk cpu0 R X13 000000006F727245 +14007 clk cpu0 IT (13971) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14007 clk cpu0 R X12 000000000000000A +14008 clk cpu0 IT (13972) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14008 clk cpu0 R X11 0000000000000037 +14009 clk cpu0 IT (13973) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14009 clk cpu0 R cpsr 220003c5 +14010 clk cpu0 IT (13974) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14010 clk cpu0 R X14 0000000072724500 +14011 clk cpu0 IT (13975) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14011 clk cpu0 R X12 000000007272450A +14012 clk cpu0 IT (13976) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14012 clk cpu0 MW4 03700464:000000f00464_NS 7272450a +14012 clk cpu0 R X0 0000000003700468 +14013 clk cpu0 IT (13977) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14013 clk cpu0 R X12 000000006F727245 +14014 clk cpu0 IT (13978) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14015 clk cpu0 IT (13979) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14015 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +14015 clk cpu0 R X8 000000000004C010 +14015 clk cpu0 R X13 0000000049203A72 +14016 clk cpu0 IT (13980) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14016 clk cpu0 R X12 000000000000006F +14017 clk cpu0 IT (13981) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14017 clk cpu0 R X11 0000000000000033 +14018 clk cpu0 IT (13982) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14018 clk cpu0 R cpsr 220003c5 +14019 clk cpu0 IT (13983) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14019 clk cpu0 R X14 00000000203A7200 +14020 clk cpu0 IT (13984) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14020 clk cpu0 R X12 00000000203A726F +14021 clk cpu0 IT (13985) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14021 clk cpu0 MW4 03700468:000000f00468_NS 203a726f +14021 clk cpu0 R X0 000000000370046C +14022 clk cpu0 IT (13986) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14022 clk cpu0 R X12 0000000049203A72 +14023 clk cpu0 IT (13987) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14024 clk cpu0 IT (13988) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14024 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +14024 clk cpu0 R X8 000000000004C014 +14024 clk cpu0 R X13 0000000067656C6C +14025 clk cpu0 IT (13989) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14025 clk cpu0 R X12 0000000000000049 +14026 clk cpu0 IT (13990) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14026 clk cpu0 R X11 000000000000002F +14027 clk cpu0 IT (13991) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14027 clk cpu0 R cpsr 220003c5 +14028 clk cpu0 IT (13992) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14028 clk cpu0 R X14 00000000656C6C00 +14029 clk cpu0 IT (13993) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14029 clk cpu0 R X12 00000000656C6C49 +14030 clk cpu0 IT (13994) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14030 clk cpu0 MW4 0370046c:000000f0046c_NS 656c6c49 +14030 clk cpu0 R X0 0000000003700470 +14031 clk cpu0 IT (13995) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14031 clk cpu0 R X12 0000000067656C6C +14032 clk cpu0 IT (13996) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14033 clk cpu0 IT (13997) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14033 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +14033 clk cpu0 R X8 000000000004C018 +14033 clk cpu0 R X13 0000000066206C61 +14034 clk cpu0 IT (13998) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14034 clk cpu0 R X12 0000000000000067 +14035 clk cpu0 IT (13999) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14035 clk cpu0 R X11 000000000000002B +14036 clk cpu0 IT (14000) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14036 clk cpu0 R cpsr 220003c5 +14037 clk cpu0 IT (14001) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14037 clk cpu0 R X14 00000000206C6100 +14038 clk cpu0 IT (14002) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14038 clk cpu0 R X12 00000000206C6167 +14039 clk cpu0 IT (14003) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14039 clk cpu0 MW4 03700470:000000f00470_NS 206c6167 +14039 clk cpu0 R X0 0000000003700474 +14040 clk cpu0 IT (14004) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14040 clk cpu0 R X12 0000000066206C61 +14041 clk cpu0 IT (14005) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14042 clk cpu0 IT (14006) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14042 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +14042 clk cpu0 R X8 000000000004C01C +14042 clk cpu0 R X13 00000000616D726F +14043 clk cpu0 IT (14007) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14043 clk cpu0 R X12 0000000000000066 +14044 clk cpu0 IT (14008) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14044 clk cpu0 R X11 0000000000000027 +14045 clk cpu0 IT (14009) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14045 clk cpu0 R cpsr 220003c5 +14046 clk cpu0 IT (14010) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14046 clk cpu0 R X14 000000006D726F00 +14047 clk cpu0 IT (14011) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14047 clk cpu0 R X12 000000006D726F66 +14048 clk cpu0 IT (14012) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14048 clk cpu0 MW4 03700474:000000f00474_NS 6d726f66 +14048 clk cpu0 R X0 0000000003700478 +14049 clk cpu0 IT (14013) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14049 clk cpu0 R X12 00000000616D726F +14050 clk cpu0 IT (14014) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14051 clk cpu0 IT (14015) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14051 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +14051 clk cpu0 R X8 000000000004C020 +14051 clk cpu0 R X13 0000000070732074 +14052 clk cpu0 IT (14016) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14052 clk cpu0 R X12 0000000000000061 +14053 clk cpu0 IT (14017) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14053 clk cpu0 R X11 0000000000000023 +14054 clk cpu0 IT (14018) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14054 clk cpu0 R cpsr 220003c5 +14055 clk cpu0 IT (14019) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14055 clk cpu0 R X14 0000000073207400 +14056 clk cpu0 IT (14020) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14056 clk cpu0 R X12 0000000073207461 +14057 clk cpu0 IT (14021) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14057 clk cpu0 MW4 03700478:000000f00478_NS 73207461 +14057 clk cpu0 R X0 000000000370047C +14058 clk cpu0 IT (14022) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14058 clk cpu0 R X12 0000000070732074 +14059 clk cpu0 IT (14023) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14060 clk cpu0 IT (14024) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14060 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +14060 clk cpu0 R X8 000000000004C024 +14060 clk cpu0 R X13 0000000066696365 +14061 clk cpu0 IT (14025) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14061 clk cpu0 R X12 0000000000000070 +14062 clk cpu0 IT (14026) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14062 clk cpu0 R X11 000000000000001F +14063 clk cpu0 IT (14027) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14063 clk cpu0 R cpsr 220003c5 +14064 clk cpu0 IT (14028) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14064 clk cpu0 R X14 0000000069636500 +14065 clk cpu0 IT (14029) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14065 clk cpu0 R X12 0000000069636570 +14066 clk cpu0 IT (14030) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14066 clk cpu0 MW4 0370047c:000000f0047c_NS 69636570 +14066 clk cpu0 R X0 0000000003700480 +14067 clk cpu0 IT (14031) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14067 clk cpu0 R X12 0000000066696365 +14068 clk cpu0 IT (14032) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14069 clk cpu0 IT (14033) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14069 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +14069 clk cpu0 R X8 000000000004C028 +14069 clk cpu0 R X13 0000000020726569 +14070 clk cpu0 IT (14034) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14070 clk cpu0 R X12 0000000000000066 +14071 clk cpu0 IT (14035) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14071 clk cpu0 R X11 000000000000001B +14072 clk cpu0 IT (14036) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14072 clk cpu0 R cpsr 220003c5 +14073 clk cpu0 IT (14037) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14073 clk cpu0 R X14 0000000072656900 +14074 clk cpu0 IT (14038) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14074 clk cpu0 R X12 0000000072656966 +14075 clk cpu0 IT (14039) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14075 clk cpu0 MW4 03700480:000000f00480_NS 72656966 +14075 clk cpu0 R X0 0000000003700484 +14076 clk cpu0 IT (14040) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14076 clk cpu0 R X12 0000000020726569 +14077 clk cpu0 IT (14041) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14078 clk cpu0 IT (14042) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14078 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +14078 clk cpu0 R X8 000000000004C02C +14078 clk cpu0 R X13 0000000064657375 +14079 clk cpu0 IT (14043) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14079 clk cpu0 R X12 0000000000000020 +14080 clk cpu0 IT (14044) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14080 clk cpu0 R X11 0000000000000017 +14081 clk cpu0 IT (14045) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14081 clk cpu0 R cpsr 220003c5 +14082 clk cpu0 IT (14046) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14082 clk cpu0 R X14 0000000065737500 +14083 clk cpu0 IT (14047) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14083 clk cpu0 R X12 0000000065737520 +14084 clk cpu0 IT (14048) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14084 clk cpu0 MW4 03700484:000000f00484_NS 65737520 +14084 clk cpu0 R X0 0000000003700488 +14085 clk cpu0 IT (14049) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14085 clk cpu0 R X12 0000000064657375 +14086 clk cpu0 IT (14050) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14087 clk cpu0 IT (14051) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14087 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +14087 clk cpu0 R X8 000000000004C030 +14087 clk cpu0 R X13 000000005F27203A +14088 clk cpu0 IT (14052) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14088 clk cpu0 R X12 0000000000000064 +14089 clk cpu0 IT (14053) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14089 clk cpu0 R X11 0000000000000013 +14090 clk cpu0 IT (14054) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14090 clk cpu0 R cpsr 220003c5 +14091 clk cpu0 IT (14055) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14091 clk cpu0 R X14 0000000027203A00 +14092 clk cpu0 IT (14056) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14092 clk cpu0 R X12 0000000027203A64 +14093 clk cpu0 IT (14057) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14093 clk cpu0 MW4 03700488:000000f00488_NS 27203a64 +14093 clk cpu0 R X0 000000000370048C +14094 clk cpu0 IT (14058) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14094 clk cpu0 R X12 000000005F27203A +14095 clk cpu0 IT (14059) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14096 clk cpu0 IT (14060) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14096 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +14096 clk cpu0 R X8 000000000004C034 +14096 clk cpu0 R X13 0000000045202E27 +14097 clk cpu0 IT (14061) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14097 clk cpu0 R X12 000000000000005F +14098 clk cpu0 IT (14062) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14098 clk cpu0 R X11 000000000000000F +14099 clk cpu0 IT (14063) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14099 clk cpu0 R cpsr 220003c5 +14100 clk cpu0 IT (14064) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14100 clk cpu0 R X14 00000000202E2700 +14101 clk cpu0 IT (14065) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14101 clk cpu0 R X12 00000000202E275F +14102 clk cpu0 IT (14066) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14102 clk cpu0 MW4 0370048c:000000f0048c_NS 202e275f +14102 clk cpu0 R X0 0000000003700490 +14103 clk cpu0 IT (14067) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14103 clk cpu0 R X12 0000000045202E27 +14104 clk cpu0 IT (14068) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14105 clk cpu0 IT (14069) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14105 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +14105 clk cpu0 R X8 000000000004C038 +14105 clk cpu0 R X13 000000006E69646E +14106 clk cpu0 IT (14070) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14106 clk cpu0 R X12 0000000000000045 +14107 clk cpu0 IT (14071) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14107 clk cpu0 R X11 000000000000000B +14108 clk cpu0 IT (14072) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14108 clk cpu0 R cpsr 220003c5 +14109 clk cpu0 IT (14073) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14109 clk cpu0 R X14 0000000069646E00 +14110 clk cpu0 IT (14074) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14110 clk cpu0 R X12 0000000069646E45 +14111 clk cpu0 IT (14075) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14111 clk cpu0 MW4 03700490:000000f00490_NS 69646e45 +14111 clk cpu0 R X0 0000000003700494 +14112 clk cpu0 IT (14076) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14112 clk cpu0 R X12 000000006E69646E +14113 clk cpu0 IT (14077) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14114 clk cpu0 IT (14078) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14114 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +14114 clk cpu0 R X8 000000000004C03C +14114 clk cpu0 R X13 0000000065542067 +14115 clk cpu0 IT (14079) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14115 clk cpu0 R X12 000000000000006E +14116 clk cpu0 IT (14080) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14116 clk cpu0 R X11 0000000000000007 +14117 clk cpu0 IT (14081) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14117 clk cpu0 R cpsr 220003c5 +14118 clk cpu0 IT (14082) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14118 clk cpu0 R X14 0000000054206700 +14119 clk cpu0 IT (14083) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14119 clk cpu0 R X12 000000005420676E +14120 clk cpu0 IT (14084) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14120 clk cpu0 MW4 03700494:000000f00494_NS 5420676e +14120 clk cpu0 R X0 0000000003700498 +14121 clk cpu0 IT (14085) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14121 clk cpu0 R X12 0000000065542067 +14122 clk cpu0 IT (14086) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14123 clk cpu0 IT (14087) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +14123 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +14123 clk cpu0 R X8 000000000004C040 +14123 clk cpu0 R X13 000000000A2E7473 +14124 clk cpu0 IT (14088) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +14124 clk cpu0 R X12 0000000000000065 +14125 clk cpu0 IT (14089) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +14125 clk cpu0 R X11 0000000000000003 +14126 clk cpu0 IT (14090) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +14126 clk cpu0 R cpsr 620003c5 +14127 clk cpu0 IT (14091) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +14127 clk cpu0 R X14 000000002E747300 +14128 clk cpu0 IT (14092) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +14128 clk cpu0 R X12 000000002E747365 +14129 clk cpu0 IT (14093) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +14129 clk cpu0 MW4 03700498:000000f00498_NS 2e747365 +14129 clk cpu0 R X0 000000000370049C +14130 clk cpu0 IT (14094) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +14130 clk cpu0 R X12 000000000A2E7473 +14131 clk cpu0 IS (14095) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +14132 clk cpu0 IT (14096) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +14132 clk cpu0 R X2 0000000000000003 +14133 clk cpu0 IT (14097) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +14133 clk cpu0 R X9 0000000000000001 +14134 clk cpu0 IT (14098) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +14134 clk cpu0 R X8 000000000004C03F +14135 clk cpu0 IT (14099) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +14135 clk cpu0 R X1 000000000004C043 +14136 clk cpu0 IT (14100) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +14136 clk cpu0 R cpsr 220003c5 +14137 clk cpu0 IS (14101) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +14138 clk cpu0 IT (14102) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +14138 clk cpu0 MR1 0004c043:00001004c043_NS 0a +14138 clk cpu0 R X8 000000000000000A +14139 clk cpu0 IT (14103) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +14139 clk cpu0 MW1 0370049c:000000f0049c_NS 0a +14140 clk cpu0 IS (14104) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +14141 clk cpu0 IT (14105) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +14141 clk cpu0 MR1 0004c044:00001004c044_NS 00 +14141 clk cpu0 R X8 0000000000000000 +14142 clk cpu0 IT (14106) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +14142 clk cpu0 R cpsr 620003c5 +14143 clk cpu0 IT (14107) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +14143 clk cpu0 MW1 0370049d:000000f0049d_NS 00 +14144 clk cpu0 IS (14108) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +14145 clk cpu0 IT (14109) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +14145 clk cpu0 MR1 0004c045:00001004c045_NS 00 +14145 clk cpu0 R X8 0000000000000000 +14146 clk cpu0 IT (14110) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +14146 clk cpu0 MW1 0370049e:000000f0049e_NS 00 +14147 clk cpu0 IT (14111) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +14148 clk cpu0 IT (14112) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +14148 clk cpu0 R X0 0000000003700464 +14149 clk cpu0 IT (14113) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +14149 clk cpu0 MR8 03700450:000000f00450_NS 00000000_03700530 +14149 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00092b80 +14149 clk cpu0 R SP_EL1 0000000003700460 +14149 clk cpu0 R X19 0000000003700530 +14149 clk cpu0 R X30 0000000000092B80 +14150 clk cpu0 IT (14114) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +14151 clk cpu0 IT (14115) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +14151 clk cpu0 R X22 000000000004C000 +14152 clk cpu0 IT (14116) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +14152 clk cpu0 R X23 000000000004C000 +14153 clk cpu0 IT (14117) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +14153 clk cpu0 R X26 0000000000000000 +14154 clk cpu0 IT (14118) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +14154 clk cpu0 R X21 0000000003029000 +14155 clk cpu0 IT (14119) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +14155 clk cpu0 R X22 000000000004C108 +14156 clk cpu0 IT (14120) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +14156 clk cpu0 R X23 000000000004C129 +14157 clk cpu0 IT (14121) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +14157 clk cpu0 R X24 0000000003041000 +14158 clk cpu0 IT (14122) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +14158 clk cpu0 R X25 0000000006216000 +14159 clk cpu0 IT (14123) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +14160 clk cpu0 IT (14124) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14160 clk cpu0 MR1 0004ccc9:00001004ccc9_NS 20 +14160 clk cpu0 R X8 0000000000000020 +14161 clk cpu0 IT (14125) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14161 clk cpu0 R cpsr 820003c5 +14162 clk cpu0 IS (14126) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14163 clk cpu0 IS (14127) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14164 clk cpu0 IT (14128) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14164 clk cpu0 R cpsr 020003c5 +14165 clk cpu0 IT (14129) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14166 clk cpu0 IT (14130) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14166 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14166 clk cpu0 R X9 0000000013000000 +14167 clk cpu0 IT (14131) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14167 clk cpu0 R X27 000000000004CCC9 +14168 clk cpu0 IT (14132) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14168 clk cpu0 R X20 000000000004CCCA +14169 clk cpu0 IT (14133) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14169 clk cpu0 MW1 13000000:000013000000_NS 20 +14170 clk cpu0 IT (14134) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14170 clk cpu0 MR1 0004ccca:00001004ccca_NS 45 +14170 clk cpu0 R X8 0000000000000045 +14171 clk cpu0 IT (14135) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14171 clk cpu0 R cpsr 220003c5 +14172 clk cpu0 IS (14136) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14173 clk cpu0 IS (14137) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14174 clk cpu0 IT (14138) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14174 clk cpu0 R cpsr 020003c5 +14175 clk cpu0 IT (14139) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14176 clk cpu0 IT (14140) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14176 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14176 clk cpu0 R X9 0000000013000000 +14177 clk cpu0 IT (14141) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14177 clk cpu0 R X27 000000000004CCCA +14178 clk cpu0 IT (14142) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14178 clk cpu0 R X20 000000000004CCCB +14179 clk cpu0 IT (14143) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14179 clk cpu0 MW1 13000000:000013000000_NS 45 +14180 clk cpu0 IT (14144) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14180 clk cpu0 MR1 0004cccb:00001004cccb_NS 6e +14180 clk cpu0 R X8 000000000000006E +14181 clk cpu0 IT (14145) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14181 clk cpu0 R cpsr 220003c5 +14182 clk cpu0 IS (14146) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14183 clk cpu0 IS (14147) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14184 clk cpu0 IT (14148) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14184 clk cpu0 R cpsr 020003c5 +14185 clk cpu0 IT (14149) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14186 clk cpu0 IT (14150) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14186 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14186 clk cpu0 R X9 0000000013000000 +14187 clk cpu0 IT (14151) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14187 clk cpu0 R X27 000000000004CCCB +14188 clk cpu0 IT (14152) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14188 clk cpu0 R X20 000000000004CCCC +14189 clk cpu0 IT (14153) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14189 clk cpu0 MW1 13000000:000013000000_NS 6e +14190 clk cpu0 IT (14154) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14190 clk cpu0 MR1 0004cccc:00001004cccc_NS 61 +14190 clk cpu0 R X8 0000000000000061 +14191 clk cpu0 IT (14155) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14191 clk cpu0 R cpsr 220003c5 +14192 clk cpu0 IS (14156) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14193 clk cpu0 IS (14157) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14194 clk cpu0 IT (14158) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14194 clk cpu0 R cpsr 020003c5 +14195 clk cpu0 IT (14159) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14196 clk cpu0 IT (14160) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14196 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14196 clk cpu0 R X9 0000000013000000 +14197 clk cpu0 IT (14161) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14197 clk cpu0 R X27 000000000004CCCC +14198 clk cpu0 IT (14162) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14198 clk cpu0 R X20 000000000004CCCD +14199 clk cpu0 IT (14163) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14199 clk cpu0 MW1 13000000:000013000000_NS 61 +14200 clk cpu0 IT (14164) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14200 clk cpu0 MR1 0004cccd:00001004cccd_NS 62 +14200 clk cpu0 R X8 0000000000000062 +14201 clk cpu0 IT (14165) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14201 clk cpu0 R cpsr 220003c5 +14202 clk cpu0 IS (14166) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14203 clk cpu0 IS (14167) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14204 clk cpu0 IT (14168) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14204 clk cpu0 R cpsr 020003c5 +14205 clk cpu0 IT (14169) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14206 clk cpu0 IT (14170) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14206 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14206 clk cpu0 R X9 0000000013000000 +14207 clk cpu0 IT (14171) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14207 clk cpu0 R X27 000000000004CCCD +14208 clk cpu0 IT (14172) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14208 clk cpu0 R X20 000000000004CCCE +14209 clk cpu0 IT (14173) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14209 clk cpu0 MW1 13000000:000013000000_NS 62 +14210 clk cpu0 IT (14174) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14210 clk cpu0 MR1 0004ccce:00001004ccce_NS 6c +14210 clk cpu0 R X8 000000000000006C +14211 clk cpu0 IT (14175) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14211 clk cpu0 R cpsr 220003c5 +14212 clk cpu0 IS (14176) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14213 clk cpu0 IS (14177) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14214 clk cpu0 IT (14178) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14214 clk cpu0 R cpsr 020003c5 +14215 clk cpu0 IT (14179) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14216 clk cpu0 IT (14180) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14216 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14216 clk cpu0 R X9 0000000013000000 +14217 clk cpu0 IT (14181) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14217 clk cpu0 R X27 000000000004CCCE +14218 clk cpu0 IT (14182) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14218 clk cpu0 R X20 000000000004CCCF +14219 clk cpu0 IT (14183) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14219 clk cpu0 MW1 13000000:000013000000_NS 6c +14220 clk cpu0 IT (14184) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14220 clk cpu0 MR1 0004cccf:00001004cccf_NS 65 +14220 clk cpu0 R X8 0000000000000065 +14221 clk cpu0 IT (14185) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14221 clk cpu0 R cpsr 220003c5 +14222 clk cpu0 IS (14186) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14223 clk cpu0 IS (14187) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14224 clk cpu0 IT (14188) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14224 clk cpu0 R cpsr 020003c5 +14225 clk cpu0 IT (14189) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14226 clk cpu0 IT (14190) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14226 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14226 clk cpu0 R X9 0000000013000000 +14227 clk cpu0 IT (14191) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14227 clk cpu0 R X27 000000000004CCCF +14228 clk cpu0 IT (14192) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14228 clk cpu0 R X20 000000000004CCD0 +14229 clk cpu0 IT (14193) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14229 clk cpu0 MW1 13000000:000013000000_NS 65 +14230 clk cpu0 IT (14194) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14230 clk cpu0 MR1 0004ccd0:00001004ccd0_NS 20 +14230 clk cpu0 R X8 0000000000000020 +14231 clk cpu0 IT (14195) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14231 clk cpu0 R cpsr 820003c5 +14232 clk cpu0 IS (14196) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14233 clk cpu0 IS (14197) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14234 clk cpu0 IT (14198) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14234 clk cpu0 R cpsr 420003c5 +14235 clk cpu0 IS (14199) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14236 clk cpu0 IT (14200) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +14236 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +14236 clk cpu0 R X8 0000000000000000 +14237 clk cpu0 IT (14201) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +14237 clk cpu0 MR8 0004ccd0:00001004ccd0_NS 72746563_61727420 +14237 clk cpu0 R X0 7274656361727420 +14238 clk cpu0 IT (14202) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +14238 clk cpu0 R cpsr 820003c5 +14239 clk cpu0 IT (14203) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +14240 clk cpu0 IT (14204) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +14240 clk cpu0 R X27 0000000000000000 +14241 clk cpu0 IT (14205) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +14241 clk cpu0 R X28 000000000004CCD0 +14242 clk cpu0 IT (14206) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +14242 clk cpu0 R X8 00000000FFFFFFF8 +14243 clk cpu0 IT (14207) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14243 clk cpu0 R cpsr 020003c5 +14243 clk cpu0 R X9 0000000000000020 +14244 clk cpu0 IS (14208) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14245 clk cpu0 IT (14209) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14245 clk cpu0 R cpsr 820003c5 +14246 clk cpu0 IS (14210) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14247 clk cpu0 IT (14211) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14247 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14247 clk cpu0 R X9 0000000013000000 +14248 clk cpu0 IT (14212) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14248 clk cpu0 R cpsr 820003c5 +14248 clk cpu0 R X8 00000000FFFFFFF9 +14249 clk cpu0 IT (14213) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14249 clk cpu0 MW1 13000000:000013000000_NS 20 +14250 clk cpu0 IT (14214) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14250 clk cpu0 R X0 0072746563617274 +14251 clk cpu0 IT (14215) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14252 clk cpu0 IT (14216) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14252 clk cpu0 R cpsr 020003c5 +14252 clk cpu0 R X9 0000000000000074 +14253 clk cpu0 IS (14217) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14254 clk cpu0 IT (14218) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14254 clk cpu0 R cpsr 220003c5 +14255 clk cpu0 IS (14219) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14256 clk cpu0 IT (14220) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14256 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14256 clk cpu0 R X9 0000000013000000 +14257 clk cpu0 IT (14221) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14257 clk cpu0 R cpsr 820003c5 +14257 clk cpu0 R X8 00000000FFFFFFFA +14258 clk cpu0 IT (14222) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14258 clk cpu0 MW1 13000000:000013000000_NS 74 +14259 clk cpu0 IT (14223) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14259 clk cpu0 R X0 0000727465636172 +14260 clk cpu0 IT (14224) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14261 clk cpu0 IT (14225) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14261 clk cpu0 R cpsr 020003c5 +14261 clk cpu0 R X9 0000000000000072 +14262 clk cpu0 IS (14226) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14263 clk cpu0 IT (14227) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14263 clk cpu0 R cpsr 220003c5 +14264 clk cpu0 IS (14228) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14265 clk cpu0 IT (14229) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14265 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14265 clk cpu0 R X9 0000000013000000 +14266 clk cpu0 IT (14230) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14266 clk cpu0 R cpsr 820003c5 +14266 clk cpu0 R X8 00000000FFFFFFFB +14267 clk cpu0 IT (14231) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14267 clk cpu0 MW1 13000000:000013000000_NS 72 +14268 clk cpu0 IT (14232) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14268 clk cpu0 R X0 0000007274656361 +14269 clk cpu0 IT (14233) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14270 clk cpu0 IT (14234) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14270 clk cpu0 R cpsr 020003c5 +14270 clk cpu0 R X9 0000000000000061 +14271 clk cpu0 IS (14235) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14272 clk cpu0 IT (14236) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14272 clk cpu0 R cpsr 220003c5 +14273 clk cpu0 IS (14237) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14274 clk cpu0 IT (14238) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14274 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14274 clk cpu0 R X9 0000000013000000 +14275 clk cpu0 IT (14239) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14275 clk cpu0 R cpsr 820003c5 +14275 clk cpu0 R X8 00000000FFFFFFFC +14276 clk cpu0 IT (14240) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14276 clk cpu0 MW1 13000000:000013000000_NS 61 +14277 clk cpu0 IT (14241) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14277 clk cpu0 R X0 0000000072746563 +14278 clk cpu0 IT (14242) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14279 clk cpu0 IT (14243) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14279 clk cpu0 R cpsr 020003c5 +14279 clk cpu0 R X9 0000000000000063 +14280 clk cpu0 IS (14244) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14281 clk cpu0 IT (14245) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14281 clk cpu0 R cpsr 220003c5 +14282 clk cpu0 IS (14246) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14283 clk cpu0 IT (14247) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14283 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14283 clk cpu0 R X9 0000000013000000 +14284 clk cpu0 IT (14248) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14284 clk cpu0 R cpsr 820003c5 +14284 clk cpu0 R X8 00000000FFFFFFFD +14285 clk cpu0 IT (14249) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14285 clk cpu0 MW1 13000000:000013000000_NS 63 +14286 clk cpu0 IT (14250) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14286 clk cpu0 R X0 0000000000727465 +14287 clk cpu0 IT (14251) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14288 clk cpu0 IT (14252) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14288 clk cpu0 R cpsr 020003c5 +14288 clk cpu0 R X9 0000000000000065 +14289 clk cpu0 IS (14253) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14290 clk cpu0 IT (14254) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14290 clk cpu0 R cpsr 220003c5 +14291 clk cpu0 IS (14255) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14292 clk cpu0 IT (14256) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14292 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14292 clk cpu0 R X9 0000000013000000 +14293 clk cpu0 IT (14257) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14293 clk cpu0 R cpsr 820003c5 +14293 clk cpu0 R X8 00000000FFFFFFFE +14294 clk cpu0 IT (14258) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14294 clk cpu0 MW1 13000000:000013000000_NS 65 +14295 clk cpu0 IT (14259) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14295 clk cpu0 R X0 0000000000007274 +14296 clk cpu0 IT (14260) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14297 clk cpu0 IT (14261) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14297 clk cpu0 R cpsr 020003c5 +14297 clk cpu0 R X9 0000000000000074 +14298 clk cpu0 IS (14262) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14299 clk cpu0 IT (14263) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14299 clk cpu0 R cpsr 220003c5 +14300 clk cpu0 IS (14264) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14301 clk cpu0 IT (14265) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14301 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14301 clk cpu0 R X9 0000000013000000 +14302 clk cpu0 IT (14266) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14302 clk cpu0 R cpsr 820003c5 +14302 clk cpu0 R X8 00000000FFFFFFFF +14303 clk cpu0 IT (14267) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14303 clk cpu0 MW1 13000000:000013000000_NS 74 +14304 clk cpu0 IT (14268) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14304 clk cpu0 R X0 0000000000000072 +14305 clk cpu0 IT (14269) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14306 clk cpu0 IT (14270) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14306 clk cpu0 R cpsr 020003c5 +14306 clk cpu0 R X9 0000000000000072 +14307 clk cpu0 IS (14271) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14308 clk cpu0 IT (14272) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14308 clk cpu0 R cpsr 220003c5 +14309 clk cpu0 IS (14273) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14310 clk cpu0 IT (14274) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14310 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14310 clk cpu0 R X9 0000000013000000 +14311 clk cpu0 IT (14275) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14311 clk cpu0 R cpsr 620003c5 +14311 clk cpu0 R X8 0000000000000000 +14312 clk cpu0 IT (14276) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14312 clk cpu0 MW1 13000000:000013000000_NS 72 +14313 clk cpu0 IT (14277) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14313 clk cpu0 R X0 0000000000000000 +14314 clk cpu0 IS (14278) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14315 clk cpu0 IT (14279) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +14315 clk cpu0 MR8 0004ccd8:00001004ccd8_NS 69206c65_2e656361 +14315 clk cpu0 R X0 69206C652E656361 +14315 clk cpu0 R X28 000000000004CCD8 +14316 clk cpu0 IT (14280) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +14316 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +14316 clk cpu0 R X9 0000000000000000 +14317 clk cpu0 IT (14281) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +14317 clk cpu0 R X8 0000000000000000 +14318 clk cpu0 IT (14282) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +14318 clk cpu0 R X27 0000000000000008 +14319 clk cpu0 IT (14283) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +14319 clk cpu0 R cpsr 820003c5 +14320 clk cpu0 IT (14284) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +14321 clk cpu0 IT (14285) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +14321 clk cpu0 R X8 00000000FFFFFFF8 +14322 clk cpu0 IT (14286) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14322 clk cpu0 R cpsr 020003c5 +14322 clk cpu0 R X9 0000000000000061 +14323 clk cpu0 IS (14287) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14324 clk cpu0 IT (14288) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14324 clk cpu0 R cpsr 220003c5 +14325 clk cpu0 IS (14289) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14326 clk cpu0 IT (14290) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14326 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14326 clk cpu0 R X9 0000000013000000 +14327 clk cpu0 IT (14291) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14327 clk cpu0 R cpsr 820003c5 +14327 clk cpu0 R X8 00000000FFFFFFF9 +14328 clk cpu0 IT (14292) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14328 clk cpu0 MW1 13000000:000013000000_NS 61 +14329 clk cpu0 IT (14293) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14329 clk cpu0 R X0 0069206C652E6563 +14330 clk cpu0 IT (14294) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14331 clk cpu0 IT (14295) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14331 clk cpu0 R cpsr 020003c5 +14331 clk cpu0 R X9 0000000000000063 +14332 clk cpu0 IS (14296) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14333 clk cpu0 IT (14297) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14333 clk cpu0 R cpsr 220003c5 +14334 clk cpu0 IS (14298) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14335 clk cpu0 IT (14299) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14335 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14335 clk cpu0 R X9 0000000013000000 +14336 clk cpu0 IT (14300) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14336 clk cpu0 R cpsr 820003c5 +14336 clk cpu0 R X8 00000000FFFFFFFA +14337 clk cpu0 IT (14301) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14337 clk cpu0 MW1 13000000:000013000000_NS 63 +14338 clk cpu0 IT (14302) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14338 clk cpu0 R X0 000069206C652E65 +14339 clk cpu0 IT (14303) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14340 clk cpu0 IT (14304) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14340 clk cpu0 R cpsr 020003c5 +14340 clk cpu0 R X9 0000000000000065 +14341 clk cpu0 IS (14305) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14342 clk cpu0 IT (14306) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14342 clk cpu0 R cpsr 220003c5 +14343 clk cpu0 IS (14307) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14344 clk cpu0 IT (14308) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14344 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14344 clk cpu0 R X9 0000000013000000 +14345 clk cpu0 IT (14309) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14345 clk cpu0 R cpsr 820003c5 +14345 clk cpu0 R X8 00000000FFFFFFFB +14346 clk cpu0 IT (14310) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14346 clk cpu0 MW1 13000000:000013000000_NS 65 +14347 clk cpu0 IT (14311) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14347 clk cpu0 R X0 00000069206C652E +14348 clk cpu0 IT (14312) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14349 clk cpu0 IT (14313) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14349 clk cpu0 R cpsr 020003c5 +14349 clk cpu0 R X9 000000000000002E +14350 clk cpu0 IS (14314) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14351 clk cpu0 IT (14315) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14351 clk cpu0 R cpsr 220003c5 +14352 clk cpu0 IS (14316) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14353 clk cpu0 IT (14317) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14353 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14353 clk cpu0 R X9 0000000013000000 +14354 clk cpu0 IT (14318) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14354 clk cpu0 R cpsr 820003c5 +14354 clk cpu0 R X8 00000000FFFFFFFC +14355 clk cpu0 IT (14319) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14355 clk cpu0 MW1 13000000:000013000000_NS 2e +14356 clk cpu0 IT (14320) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14356 clk cpu0 R X0 0000000069206C65 +14357 clk cpu0 IT (14321) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14358 clk cpu0 IT (14322) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14358 clk cpu0 R cpsr 020003c5 +14358 clk cpu0 R X9 0000000000000065 +14359 clk cpu0 IS (14323) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14360 clk cpu0 IT (14324) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14360 clk cpu0 R cpsr 220003c5 +14361 clk cpu0 IS (14325) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14362 clk cpu0 IT (14326) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14362 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14362 clk cpu0 R X9 0000000013000000 +14363 clk cpu0 IT (14327) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14363 clk cpu0 R cpsr 820003c5 +14363 clk cpu0 R X8 00000000FFFFFFFD +14364 clk cpu0 IT (14328) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14364 clk cpu0 MW1 13000000:000013000000_NS 65 +14365 clk cpu0 IT (14329) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14365 clk cpu0 R X0 000000000069206C +14366 clk cpu0 IT (14330) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14367 clk cpu0 IT (14331) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14367 clk cpu0 R cpsr 020003c5 +14367 clk cpu0 R X9 000000000000006C +14368 clk cpu0 IS (14332) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14369 clk cpu0 IT (14333) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14369 clk cpu0 R cpsr 220003c5 +14370 clk cpu0 IS (14334) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14371 clk cpu0 IT (14335) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14371 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14371 clk cpu0 R X9 0000000013000000 +14372 clk cpu0 IT (14336) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14372 clk cpu0 R cpsr 820003c5 +14372 clk cpu0 R X8 00000000FFFFFFFE +14373 clk cpu0 IT (14337) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14373 clk cpu0 MW1 13000000:000013000000_NS 6c +14374 clk cpu0 IT (14338) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14374 clk cpu0 R X0 0000000000006920 +14375 clk cpu0 IT (14339) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14376 clk cpu0 IT (14340) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14376 clk cpu0 R cpsr 020003c5 +14376 clk cpu0 R X9 0000000000000020 +14377 clk cpu0 IS (14341) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14378 clk cpu0 IT (14342) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14378 clk cpu0 R cpsr 820003c5 +14379 clk cpu0 IS (14343) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14380 clk cpu0 IT (14344) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14380 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14380 clk cpu0 R X9 0000000013000000 +14381 clk cpu0 IT (14345) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14381 clk cpu0 R cpsr 820003c5 +14381 clk cpu0 R X8 00000000FFFFFFFF +14382 clk cpu0 IT (14346) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14382 clk cpu0 MW1 13000000:000013000000_NS 20 +14383 clk cpu0 IT (14347) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14383 clk cpu0 R X0 0000000000000069 +14384 clk cpu0 IT (14348) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14385 clk cpu0 IT (14349) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14385 clk cpu0 R cpsr 020003c5 +14385 clk cpu0 R X9 0000000000000069 +14386 clk cpu0 IS (14350) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14387 clk cpu0 IT (14351) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14387 clk cpu0 R cpsr 220003c5 +14388 clk cpu0 IS (14352) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14389 clk cpu0 IT (14353) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14389 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14389 clk cpu0 R X9 0000000013000000 +14390 clk cpu0 IT (14354) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14390 clk cpu0 R cpsr 620003c5 +14390 clk cpu0 R X8 0000000000000000 +14391 clk cpu0 IT (14355) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14391 clk cpu0 MW1 13000000:000013000000_NS 69 +14392 clk cpu0 IT (14356) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14392 clk cpu0 R X0 0000000000000000 +14393 clk cpu0 IS (14357) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14394 clk cpu0 IT (14358) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +14394 clk cpu0 MR8 0004cce0:00001004cce0_NS 2078253d_206f666e +14394 clk cpu0 R X0 2078253D206F666E +14394 clk cpu0 R X28 000000000004CCE0 +14395 clk cpu0 IT (14359) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +14395 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +14395 clk cpu0 R X9 0000000000000000 +14396 clk cpu0 IT (14360) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +14396 clk cpu0 R X8 0000000000000008 +14397 clk cpu0 IT (14361) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +14397 clk cpu0 R X27 0000000000000010 +14398 clk cpu0 IT (14362) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +14398 clk cpu0 R cpsr 820003c5 +14399 clk cpu0 IT (14363) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +14400 clk cpu0 IT (14364) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +14400 clk cpu0 R X8 00000000FFFFFFF8 +14401 clk cpu0 IT (14365) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14401 clk cpu0 R cpsr 020003c5 +14401 clk cpu0 R X9 000000000000006E +14402 clk cpu0 IS (14366) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14403 clk cpu0 IT (14367) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14403 clk cpu0 R cpsr 220003c5 +14404 clk cpu0 IS (14368) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14405 clk cpu0 IT (14369) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14405 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14405 clk cpu0 R X9 0000000013000000 +14406 clk cpu0 IT (14370) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14406 clk cpu0 R cpsr 820003c5 +14406 clk cpu0 R X8 00000000FFFFFFF9 +14407 clk cpu0 IT (14371) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14407 clk cpu0 MW1 13000000:000013000000_NS 6e +14408 clk cpu0 IT (14372) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14408 clk cpu0 R X0 002078253D206F66 +14409 clk cpu0 IT (14373) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14410 clk cpu0 IT (14374) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14410 clk cpu0 R cpsr 020003c5 +14410 clk cpu0 R X9 0000000000000066 +14411 clk cpu0 IS (14375) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14412 clk cpu0 IT (14376) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14412 clk cpu0 R cpsr 220003c5 +14413 clk cpu0 IS (14377) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14414 clk cpu0 IT (14378) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14414 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14414 clk cpu0 R X9 0000000013000000 +14415 clk cpu0 IT (14379) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14415 clk cpu0 R cpsr 820003c5 +14415 clk cpu0 R X8 00000000FFFFFFFA +14416 clk cpu0 IT (14380) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14416 clk cpu0 MW1 13000000:000013000000_NS 66 +14417 clk cpu0 IT (14381) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14417 clk cpu0 R X0 00002078253D206F +14418 clk cpu0 IT (14382) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14419 clk cpu0 IT (14383) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14419 clk cpu0 R cpsr 020003c5 +14419 clk cpu0 R X9 000000000000006F +14420 clk cpu0 IS (14384) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14421 clk cpu0 IT (14385) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14421 clk cpu0 R cpsr 220003c5 +14422 clk cpu0 IS (14386) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14423 clk cpu0 IT (14387) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14423 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14423 clk cpu0 R X9 0000000013000000 +14424 clk cpu0 IT (14388) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14424 clk cpu0 R cpsr 820003c5 +14424 clk cpu0 R X8 00000000FFFFFFFB +14425 clk cpu0 IT (14389) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14425 clk cpu0 MW1 13000000:000013000000_NS 6f +14426 clk cpu0 IT (14390) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14426 clk cpu0 R X0 0000002078253D20 +14427 clk cpu0 IT (14391) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14428 clk cpu0 IT (14392) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14428 clk cpu0 R cpsr 020003c5 +14428 clk cpu0 R X9 0000000000000020 +14429 clk cpu0 IS (14393) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14430 clk cpu0 IT (14394) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14430 clk cpu0 R cpsr 820003c5 +14431 clk cpu0 IS (14395) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14432 clk cpu0 IT (14396) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14432 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14432 clk cpu0 R X9 0000000013000000 +14433 clk cpu0 IT (14397) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14433 clk cpu0 R cpsr 820003c5 +14433 clk cpu0 R X8 00000000FFFFFFFC +14434 clk cpu0 IT (14398) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14434 clk cpu0 MW1 13000000:000013000000_NS 20 +14435 clk cpu0 IT (14399) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14435 clk cpu0 R X0 000000002078253D +14436 clk cpu0 IT (14400) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14437 clk cpu0 IT (14401) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14437 clk cpu0 R cpsr 020003c5 +14437 clk cpu0 R X9 000000000000003D +14438 clk cpu0 IS (14402) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14439 clk cpu0 IT (14403) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14439 clk cpu0 R cpsr 220003c5 +14440 clk cpu0 IS (14404) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14441 clk cpu0 IT (14405) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14441 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14441 clk cpu0 R X9 0000000013000000 +14442 clk cpu0 IT (14406) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14442 clk cpu0 R cpsr 820003c5 +14442 clk cpu0 R X8 00000000FFFFFFFD +14443 clk cpu0 IT (14407) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14443 clk cpu0 MW1 13000000:000013000000_NS 3d +14444 clk cpu0 IT (14408) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14444 clk cpu0 R X0 0000000000207825 +14445 clk cpu0 IT (14409) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14446 clk cpu0 IT (14410) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14446 clk cpu0 R cpsr 020003c5 +14446 clk cpu0 R X9 0000000000000025 +14447 clk cpu0 IS (14411) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14448 clk cpu0 IT (14412) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14448 clk cpu0 R cpsr 620003c5 +14449 clk cpu0 IT (14413) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14450 clk cpu0 IT (14414) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +14450 clk cpu0 R X8 000000000000000D +14451 clk cpu0 IT (14415) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +14451 clk cpu0 R X9 0000000000000014 +14452 clk cpu0 IT (14416) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +14452 clk cpu0 R X9 000000000004CCE4 +14453 clk cpu0 IT (14417) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +14453 clk cpu0 R cpsr 020003c5 +14454 clk cpu0 IT (14418) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +14454 clk cpu0 R X27 000000000004CCE4 +14455 clk cpu0 IT (14419) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +14455 clk cpu0 R X20 000000000004CCE5 +14456 clk cpu0 IT (14420) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +14457 clk cpu0 IT (14421) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14457 clk cpu0 MR1 0004cce5:00001004cce5_NS 25 +14457 clk cpu0 R X8 0000000000000025 +14458 clk cpu0 IT (14422) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14458 clk cpu0 R cpsr 620003c5 +14459 clk cpu0 IT (14423) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14460 clk cpu0 IT (14424) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +14460 clk cpu0 MW4 03029734:000000829734_NS 00000000 +14461 clk cpu0 IT (14425) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +14461 clk cpu0 R X27 000000000004CCE5 +14462 clk cpu0 IT (14426) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +14462 clk cpu0 MR1 0004cce6:00001004cce6_NS 78 +14462 clk cpu0 R X27 000000000004CCE6 +14462 clk cpu0 R X28 0000000000000078 +14463 clk cpu0 IT (14427) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +14463 clk cpu0 R cpsr 220003c5 +14464 clk cpu0 IS (14428) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +14465 clk cpu0 IT (14429) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +14466 clk cpu0 IT (14430) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +14466 clk cpu0 R X8 0000000000000020 +14467 clk cpu0 IT (14431) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +14467 clk cpu0 R cpsr 620003c5 +14468 clk cpu0 IS (14432) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +14469 clk cpu0 IT (14433) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +14469 clk cpu0 R X9 0000000000092CE0 +14470 clk cpu0 IT (14434) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +14470 clk cpu0 MR1 0004c128:00001004c128_NS 00 +14470 clk cpu0 R X10 0000000000000000 +14471 clk cpu0 IT (14435) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +14471 clk cpu0 R X9 0000000000092CE0 +14472 clk cpu0 IT (14436) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +14472 clk cpu0 R cpsr 620007c5 +14473 clk cpu0 IT (14437) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +14473 clk cpu0 MR4 03700548:000000f00548_NS ffffffd0 +14473 clk cpu0 R cpsr 620003c5 +14473 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +14474 clk cpu0 IS (14438) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +14475 clk cpu0 IT (14439) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +14475 clk cpu0 R X9 00000000FFFFFFD8 +14476 clk cpu0 IT (14440) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +14476 clk cpu0 R cpsr a20003c5 +14477 clk cpu0 IT (14441) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +14477 clk cpu0 MW4 03700548:000000f00548_NS ffffffd8 +14478 clk cpu0 IT (14442) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +14479 clk cpu0 IT (14443) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +14479 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +14479 clk cpu0 R X9 0000000003700530 +14480 clk cpu0 IT (14444) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +14480 clk cpu0 R X8 0000000003700500 +14481 clk cpu0 IT (14445) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +14482 clk cpu0 IT (14446) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +14482 clk cpu0 MR8 03700500:000000f00500_NS 00000000_00030001 +14482 clk cpu0 R X0 0000000000030001 +14483 clk cpu0 IT (14447) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +14483 clk cpu0 R X1 0000000000000010 +14484 clk cpu0 IT (14448) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +14484 clk cpu0 R X30 0000000000092D10 +14485 clk cpu0 IT (14449) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +14485 clk cpu0 R SP_EL1 0000000003700440 +14486 clk cpu0 IT (14450) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +14486 clk cpu0 R X8 3030303030303030 +14487 clk cpu0 IT (14451) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +14487 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +14487 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +14488 clk cpu0 IT (14452) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +14488 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +14489 clk cpu0 IS (14453) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +14490 clk cpu0 IT (14454) 00095680:000010095680_NS aa1f03eb O EL1h_n : MOV x11,xzr +14490 clk cpu0 R X11 0000000000000000 +14491 clk cpu0 IT (14455) 00095684:000010095684_NS 2a0103e8 O EL1h_n : MOV w8,w1 +14491 clk cpu0 R X8 0000000000000010 +14492 clk cpu0 IT (14456) 00095688:000010095688_NS 1103dc29 O EL1h_n : ADD w9,w1,#0xf7 +14492 clk cpu0 R X9 0000000000000107 +14493 clk cpu0 IT (14457) 0009568c:00001009568c_NS 910023ea O EL1h_n : ADD x10,sp,#8 +14493 clk cpu0 R X10 0000000003700448 +14494 clk cpu0 IT (14458) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +14494 clk cpu0 R X12 0000000000003000 +14495 clk cpu0 IT (14459) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +14495 clk cpu0 R X13 0000000000000001 +14496 clk cpu0 IT (14460) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +14496 clk cpu0 R cpsr 820003c5 +14497 clk cpu0 IT (14461) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +14497 clk cpu0 R X14 0000000000000000 +14498 clk cpu0 IT (14462) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +14498 clk cpu0 R X13 0000000000000001 +14499 clk cpu0 IT (14463) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +14499 clk cpu0 R X13 0000000000000031 +14500 clk cpu0 IT (14464) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +14500 clk cpu0 R cpsr 220003c5 +14501 clk cpu0 IT (14465) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +14501 clk cpu0 MW1 03700448:000000f00448_NS 31 +14502 clk cpu0 IT (14466) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +14502 clk cpu0 R X11 0000000000000001 +14503 clk cpu0 IT (14467) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +14503 clk cpu0 R X0 0000000000003000 +14504 clk cpu0 IT (14468) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +14505 clk cpu0 IT (14469) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +14505 clk cpu0 R X12 0000000000000300 +14506 clk cpu0 IT (14470) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +14506 clk cpu0 R X13 0000000000000000 +14507 clk cpu0 IT (14471) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +14507 clk cpu0 R cpsr 820003c5 +14508 clk cpu0 IT (14472) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +14508 clk cpu0 R X14 0000000000000000 +14509 clk cpu0 IT (14473) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +14509 clk cpu0 R X13 0000000000000000 +14510 clk cpu0 IT (14474) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +14510 clk cpu0 R X13 0000000000000030 +14511 clk cpu0 IT (14475) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +14511 clk cpu0 R cpsr 220003c5 +14512 clk cpu0 IT (14476) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +14512 clk cpu0 MW1 03700449:000000f00449_NS 30 +14513 clk cpu0 IT (14477) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +14513 clk cpu0 R X11 0000000000000002 +14514 clk cpu0 IT (14478) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +14514 clk cpu0 R X0 0000000000000300 +14515 clk cpu0 IT (14479) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +14516 clk cpu0 IT (14480) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +14516 clk cpu0 R X12 0000000000000030 +14517 clk cpu0 IT (14481) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +14517 clk cpu0 R X13 0000000000000000 +14518 clk cpu0 IT (14482) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +14518 clk cpu0 R cpsr 820003c5 +14519 clk cpu0 IT (14483) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +14519 clk cpu0 R X14 0000000000000000 +14520 clk cpu0 IT (14484) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +14520 clk cpu0 R X13 0000000000000000 +14521 clk cpu0 IT (14485) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +14521 clk cpu0 R X13 0000000000000030 +14522 clk cpu0 IT (14486) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +14522 clk cpu0 R cpsr 220003c5 +14523 clk cpu0 IT (14487) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +14523 clk cpu0 MW1 0370044a:000000f0044a_NS 30 +14524 clk cpu0 IT (14488) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +14524 clk cpu0 R X11 0000000000000003 +14525 clk cpu0 IT (14489) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +14525 clk cpu0 R X0 0000000000000030 +14526 clk cpu0 IT (14490) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +14527 clk cpu0 IT (14491) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +14527 clk cpu0 R X12 0000000000000003 +14528 clk cpu0 IT (14492) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +14528 clk cpu0 R X13 0000000000000000 +14529 clk cpu0 IT (14493) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +14529 clk cpu0 R cpsr 820003c5 +14530 clk cpu0 IT (14494) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +14530 clk cpu0 R X14 0000000000000000 +14531 clk cpu0 IT (14495) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +14531 clk cpu0 R X13 0000000000000000 +14532 clk cpu0 IT (14496) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +14532 clk cpu0 R X13 0000000000000030 +14533 clk cpu0 IT (14497) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +14533 clk cpu0 R cpsr 220003c5 +14534 clk cpu0 IT (14498) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +14534 clk cpu0 MW1 0370044b:000000f0044b_NS 30 +14535 clk cpu0 IT (14499) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +14535 clk cpu0 R X11 0000000000000004 +14536 clk cpu0 IT (14500) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +14536 clk cpu0 R X0 0000000000000003 +14537 clk cpu0 IT (14501) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +14538 clk cpu0 IT (14502) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +14538 clk cpu0 R X12 0000000000000000 +14539 clk cpu0 IT (14503) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +14539 clk cpu0 R X13 0000000000000003 +14540 clk cpu0 IT (14504) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +14540 clk cpu0 R cpsr 820003c5 +14541 clk cpu0 IT (14505) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +14541 clk cpu0 R X14 0000000000000000 +14542 clk cpu0 IT (14506) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +14542 clk cpu0 R X13 0000000000000003 +14543 clk cpu0 IT (14507) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +14543 clk cpu0 R X13 0000000000000033 +14544 clk cpu0 IT (14508) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +14544 clk cpu0 R cpsr 820003c5 +14545 clk cpu0 IT (14509) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +14545 clk cpu0 MW1 0370044c:000000f0044c_NS 33 +14546 clk cpu0 IT (14510) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +14546 clk cpu0 R X11 0000000000000005 +14547 clk cpu0 IT (14511) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +14547 clk cpu0 R X0 0000000000000000 +14548 clk cpu0 IS (14512) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +14549 clk cpu0 IT (14513) 000956bc:0000100956bc_NS 14000002 O EL1h_n : B 0x956c4 +14550 clk cpu0 IT (14514) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +14550 clk cpu0 R X8 0000000003029000 +14551 clk cpu0 IT (14515) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +14551 clk cpu0 MR4 03029734:000000829734_NS 00000000 +14551 clk cpu0 R X8 0000000000000000 +14552 clk cpu0 IT (14516) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +14552 clk cpu0 R cpsr 820003c5 +14553 clk cpu0 IT (14517) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +14553 clk cpu0 R X8 0000000000000005 +14554 clk cpu0 IT (14518) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +14554 clk cpu0 R cpsr 220003c5 +14555 clk cpu0 IS (14519) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +14556 clk cpu0 IT (14520) 000956dc:0000100956dc_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +14556 clk cpu0 R X9 0000000003700448 +14557 clk cpu0 IT (14521) 000956e0:0000100956e0_NS 93407d08 O EL1h_n : SXTW x8,w8 +14557 clk cpu0 R X8 0000000000000005 +14558 clk cpu0 IT (14522) 000956e4:0000100956e4_NS d1000529 O EL1h_n : SUB x9,x9,#1 +14558 clk cpu0 R X9 0000000003700447 +14559 clk cpu0 IT (14523) 000956e8:0000100956e8_NS b0030c0a O EL1h_n : ADRP x10,0x62166e8 +14559 clk cpu0 R X10 0000000006216000 +14560 clk cpu0 IT (14524) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +14560 clk cpu0 MR1 0370044c:000000f0044c_NS 33 +14560 clk cpu0 R X11 0000000000000033 +14561 clk cpu0 IT (14525) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +14561 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14561 clk cpu0 R X12 0000000013000000 +14562 clk cpu0 IT (14526) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +14562 clk cpu0 R X8 0000000000000004 +14563 clk cpu0 IT (14527) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +14563 clk cpu0 R cpsr 220003c5 +14564 clk cpu0 IT (14528) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +14564 clk cpu0 MW1 13000000:000013000000_NS 33 +14565 clk cpu0 IT (14529) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +14566 clk cpu0 IT (14530) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +14566 clk cpu0 MR1 0370044b:000000f0044b_NS 30 +14566 clk cpu0 R X11 0000000000000030 +14567 clk cpu0 IT (14531) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +14567 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14567 clk cpu0 R X12 0000000013000000 +14568 clk cpu0 IT (14532) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +14568 clk cpu0 R X8 0000000000000003 +14569 clk cpu0 IT (14533) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +14569 clk cpu0 R cpsr 220003c5 +14570 clk cpu0 IT (14534) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +14570 clk cpu0 MW1 13000000:000013000000_NS 30 +14571 clk cpu0 IT (14535) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +14572 clk cpu0 IT (14536) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +14572 clk cpu0 MR1 0370044a:000000f0044a_NS 30 +14572 clk cpu0 R X11 0000000000000030 +14573 clk cpu0 IT (14537) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +14573 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14573 clk cpu0 R X12 0000000013000000 +14574 clk cpu0 IT (14538) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +14574 clk cpu0 R X8 0000000000000002 +14575 clk cpu0 IT (14539) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +14575 clk cpu0 R cpsr 220003c5 +14576 clk cpu0 IT (14540) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +14576 clk cpu0 MW1 13000000:000013000000_NS 30 +14577 clk cpu0 IT (14541) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +14578 clk cpu0 IT (14542) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +14578 clk cpu0 MR1 03700449:000000f00449_NS 30 +14578 clk cpu0 R X11 0000000000000030 +14579 clk cpu0 IT (14543) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +14579 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14579 clk cpu0 R X12 0000000013000000 +14580 clk cpu0 IT (14544) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +14580 clk cpu0 R X8 0000000000000001 +14581 clk cpu0 IT (14545) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +14581 clk cpu0 R cpsr 220003c5 +14582 clk cpu0 IT (14546) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +14582 clk cpu0 MW1 13000000:000013000000_NS 30 +14583 clk cpu0 IT (14547) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +14584 clk cpu0 IT (14548) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +14584 clk cpu0 MR1 03700448:000000f00448_NS 31 +14584 clk cpu0 R X11 0000000000000031 +14585 clk cpu0 IT (14549) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +14585 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14585 clk cpu0 R X12 0000000013000000 +14586 clk cpu0 IT (14550) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +14586 clk cpu0 R X8 0000000000000000 +14587 clk cpu0 IT (14551) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +14587 clk cpu0 R cpsr 620003c5 +14588 clk cpu0 IT (14552) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +14588 clk cpu0 MW1 13000000:000013000000_NS 31 +14589 clk cpu0 IS (14553) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +14590 clk cpu0 IT (14554) 00095704:000010095704_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +14590 clk cpu0 R SP_EL1 0000000003700460 +14591 clk cpu0 IT (14555) 00095708:000010095708_NS d65f03c0 O EL1h_n : RET +14592 clk cpu0 IT (14556) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +14592 clk cpu0 R X20 000000000004CCE7 +14593 clk cpu0 IT (14557) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +14594 clk cpu0 IT (14558) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14594 clk cpu0 MR1 0004cce7:00001004cce7_NS 20 +14594 clk cpu0 R X8 0000000000000020 +14595 clk cpu0 IT (14559) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14595 clk cpu0 R cpsr 820003c5 +14596 clk cpu0 IS (14560) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14597 clk cpu0 IS (14561) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14598 clk cpu0 IT (14562) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14598 clk cpu0 R cpsr 020003c5 +14599 clk cpu0 IT (14563) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14600 clk cpu0 IT (14564) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14600 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14600 clk cpu0 R X9 0000000013000000 +14601 clk cpu0 IT (14565) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14601 clk cpu0 R X27 000000000004CCE7 +14602 clk cpu0 IT (14566) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14602 clk cpu0 R X20 000000000004CCE8 +14603 clk cpu0 IT (14567) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14603 clk cpu0 MW1 13000000:000013000000_NS 20 +14604 clk cpu0 IT (14568) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14604 clk cpu0 MR1 0004cce8:00001004cce8_NS 2c +14604 clk cpu0 R X8 000000000000002C +14605 clk cpu0 IT (14569) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14605 clk cpu0 R cpsr 220003c5 +14606 clk cpu0 IS (14570) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14607 clk cpu0 IS (14571) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14608 clk cpu0 IT (14572) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14608 clk cpu0 R cpsr 420003c5 +14609 clk cpu0 IS (14573) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14610 clk cpu0 IT (14574) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +14610 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +14610 clk cpu0 R X8 0000000000000000 +14611 clk cpu0 IT (14575) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +14611 clk cpu0 MR8 0004cce8:00001004cce8_NS 6c652072_7575632c +14611 clk cpu0 R X0 6C6520727575632C +14612 clk cpu0 IT (14576) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +14612 clk cpu0 R cpsr 820003c5 +14613 clk cpu0 IT (14577) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +14614 clk cpu0 IT (14578) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +14614 clk cpu0 R X27 0000000000000000 +14615 clk cpu0 IT (14579) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +14615 clk cpu0 R X28 000000000004CCE8 +14616 clk cpu0 IT (14580) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +14616 clk cpu0 R X8 00000000FFFFFFF8 +14617 clk cpu0 IT (14581) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14617 clk cpu0 R cpsr 020003c5 +14617 clk cpu0 R X9 000000000000002C +14618 clk cpu0 IS (14582) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14619 clk cpu0 IT (14583) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14619 clk cpu0 R cpsr 220003c5 +14620 clk cpu0 IS (14584) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14621 clk cpu0 IT (14585) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14621 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14621 clk cpu0 R X9 0000000013000000 +14622 clk cpu0 IT (14586) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14622 clk cpu0 R cpsr 820003c5 +14622 clk cpu0 R X8 00000000FFFFFFF9 +14623 clk cpu0 IT (14587) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14623 clk cpu0 MW1 13000000:000013000000_NS 2c +14624 clk cpu0 IT (14588) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14624 clk cpu0 R X0 006C652072757563 +14625 clk cpu0 IT (14589) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14626 clk cpu0 IT (14590) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14626 clk cpu0 R cpsr 020003c5 +14626 clk cpu0 R X9 0000000000000063 +14627 clk cpu0 IS (14591) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14628 clk cpu0 IT (14592) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14628 clk cpu0 R cpsr 220003c5 +14629 clk cpu0 IS (14593) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14630 clk cpu0 IT (14594) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14630 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14630 clk cpu0 R X9 0000000013000000 +14631 clk cpu0 IT (14595) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14631 clk cpu0 R cpsr 820003c5 +14631 clk cpu0 R X8 00000000FFFFFFFA +14632 clk cpu0 IT (14596) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14632 clk cpu0 MW1 13000000:000013000000_NS 63 +14633 clk cpu0 IT (14597) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14633 clk cpu0 R X0 00006C6520727575 +14634 clk cpu0 IT (14598) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14635 clk cpu0 IT (14599) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14635 clk cpu0 R cpsr 020003c5 +14635 clk cpu0 R X9 0000000000000075 +14636 clk cpu0 IS (14600) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14637 clk cpu0 IT (14601) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14637 clk cpu0 R cpsr 220003c5 +14638 clk cpu0 IS (14602) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14639 clk cpu0 IT (14603) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14639 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14639 clk cpu0 R X9 0000000013000000 +14640 clk cpu0 IT (14604) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14640 clk cpu0 R cpsr 820003c5 +14640 clk cpu0 R X8 00000000FFFFFFFB +14641 clk cpu0 IT (14605) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14641 clk cpu0 MW1 13000000:000013000000_NS 75 +14642 clk cpu0 IT (14606) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14642 clk cpu0 R X0 0000006C65207275 +14643 clk cpu0 IT (14607) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14644 clk cpu0 IT (14608) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14644 clk cpu0 R cpsr 020003c5 +14644 clk cpu0 R X9 0000000000000075 +14645 clk cpu0 IS (14609) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14646 clk cpu0 IT (14610) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14646 clk cpu0 R cpsr 220003c5 +14647 clk cpu0 IS (14611) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14648 clk cpu0 IT (14612) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14648 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14648 clk cpu0 R X9 0000000013000000 +14649 clk cpu0 IT (14613) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14649 clk cpu0 R cpsr 820003c5 +14649 clk cpu0 R X8 00000000FFFFFFFC +14650 clk cpu0 IT (14614) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14650 clk cpu0 MW1 13000000:000013000000_NS 75 +14651 clk cpu0 IT (14615) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14651 clk cpu0 R X0 000000006C652072 +14652 clk cpu0 IT (14616) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14653 clk cpu0 IT (14617) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14653 clk cpu0 R cpsr 020003c5 +14653 clk cpu0 R X9 0000000000000072 +14654 clk cpu0 IS (14618) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14655 clk cpu0 IT (14619) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14655 clk cpu0 R cpsr 220003c5 +14656 clk cpu0 IS (14620) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14657 clk cpu0 IT (14621) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14657 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14657 clk cpu0 R X9 0000000013000000 +14658 clk cpu0 IT (14622) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14658 clk cpu0 R cpsr 820003c5 +14658 clk cpu0 R X8 00000000FFFFFFFD +14659 clk cpu0 IT (14623) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14659 clk cpu0 MW1 13000000:000013000000_NS 72 +14660 clk cpu0 IT (14624) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14660 clk cpu0 R X0 00000000006C6520 +14661 clk cpu0 IT (14625) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14662 clk cpu0 IT (14626) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14662 clk cpu0 R cpsr 020003c5 +14662 clk cpu0 R X9 0000000000000020 +14663 clk cpu0 IS (14627) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14664 clk cpu0 IT (14628) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14664 clk cpu0 R cpsr 820003c5 +14665 clk cpu0 IS (14629) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14666 clk cpu0 IT (14630) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14666 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14666 clk cpu0 R X9 0000000013000000 +14667 clk cpu0 IT (14631) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14667 clk cpu0 R cpsr 820003c5 +14667 clk cpu0 R X8 00000000FFFFFFFE +14668 clk cpu0 IT (14632) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14668 clk cpu0 MW1 13000000:000013000000_NS 20 +14669 clk cpu0 IT (14633) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14669 clk cpu0 R X0 0000000000006C65 +14670 clk cpu0 IT (14634) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14671 clk cpu0 IT (14635) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14671 clk cpu0 R cpsr 020003c5 +14671 clk cpu0 R X9 0000000000000065 +14672 clk cpu0 IS (14636) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14673 clk cpu0 IT (14637) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14673 clk cpu0 R cpsr 220003c5 +14674 clk cpu0 IS (14638) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14675 clk cpu0 IT (14639) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14675 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14675 clk cpu0 R X9 0000000013000000 +14676 clk cpu0 IT (14640) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14676 clk cpu0 R cpsr 820003c5 +14676 clk cpu0 R X8 00000000FFFFFFFF +14677 clk cpu0 IT (14641) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14677 clk cpu0 MW1 13000000:000013000000_NS 65 +14678 clk cpu0 IT (14642) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14678 clk cpu0 R X0 000000000000006C +14679 clk cpu0 IT (14643) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14680 clk cpu0 IT (14644) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14680 clk cpu0 R cpsr 020003c5 +14680 clk cpu0 R X9 000000000000006C +14681 clk cpu0 IS (14645) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14682 clk cpu0 IT (14646) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14682 clk cpu0 R cpsr 220003c5 +14683 clk cpu0 IS (14647) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14684 clk cpu0 IT (14648) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14684 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14684 clk cpu0 R X9 0000000013000000 +14685 clk cpu0 IT (14649) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14685 clk cpu0 R cpsr 620003c5 +14685 clk cpu0 R X8 0000000000000000 +14686 clk cpu0 IT (14650) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14686 clk cpu0 MW1 13000000:000013000000_NS 6c +14687 clk cpu0 IT (14651) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14687 clk cpu0 R X0 0000000000000000 +14688 clk cpu0 IS (14652) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14689 clk cpu0 IT (14653) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +14689 clk cpu0 MR8 0004ccf0:00001004ccf0_NS 740a000a_78253d20 +14689 clk cpu0 R X0 740A000A78253D20 +14689 clk cpu0 R X28 000000000004CCF0 +14690 clk cpu0 IT (14654) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +14690 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +14690 clk cpu0 R X9 0000000000000000 +14691 clk cpu0 IT (14655) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +14691 clk cpu0 R X8 0000000000000000 +14692 clk cpu0 IT (14656) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +14692 clk cpu0 R X27 0000000000000008 +14693 clk cpu0 IT (14657) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +14693 clk cpu0 R cpsr 820003c5 +14694 clk cpu0 IT (14658) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +14695 clk cpu0 IT (14659) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +14695 clk cpu0 R X8 00000000FFFFFFF8 +14696 clk cpu0 IT (14660) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14696 clk cpu0 R cpsr 020003c5 +14696 clk cpu0 R X9 0000000000000020 +14697 clk cpu0 IS (14661) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14698 clk cpu0 IT (14662) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14698 clk cpu0 R cpsr 820003c5 +14699 clk cpu0 IS (14663) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14700 clk cpu0 IT (14664) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14700 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14700 clk cpu0 R X9 0000000013000000 +14701 clk cpu0 IT (14665) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14701 clk cpu0 R cpsr 820003c5 +14701 clk cpu0 R X8 00000000FFFFFFF9 +14702 clk cpu0 IT (14666) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14702 clk cpu0 MW1 13000000:000013000000_NS 20 +14703 clk cpu0 IT (14667) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14703 clk cpu0 R X0 00740A000A78253D +14704 clk cpu0 IT (14668) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14705 clk cpu0 IT (14669) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14705 clk cpu0 R cpsr 020003c5 +14705 clk cpu0 R X9 000000000000003D +14706 clk cpu0 IS (14670) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14707 clk cpu0 IT (14671) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14707 clk cpu0 R cpsr 220003c5 +14708 clk cpu0 IS (14672) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14709 clk cpu0 IT (14673) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14709 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14709 clk cpu0 R X9 0000000013000000 +14710 clk cpu0 IT (14674) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +14710 clk cpu0 R cpsr 820003c5 +14710 clk cpu0 R X8 00000000FFFFFFFA +14711 clk cpu0 IT (14675) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +14711 clk cpu0 MW1 13000000:000013000000_NS 3d +14712 clk cpu0 IT (14676) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +14712 clk cpu0 R X0 0000740A000A7825 +14713 clk cpu0 IT (14677) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +14714 clk cpu0 IT (14678) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +14714 clk cpu0 R cpsr 020003c5 +14714 clk cpu0 R X9 0000000000000025 +14715 clk cpu0 IS (14679) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +14716 clk cpu0 IT (14680) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +14716 clk cpu0 R cpsr 620003c5 +14717 clk cpu0 IT (14681) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +14718 clk cpu0 IT (14682) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +14718 clk cpu0 R X8 0000000000000002 +14719 clk cpu0 IT (14683) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +14719 clk cpu0 R X9 0000000000000009 +14720 clk cpu0 IT (14684) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +14720 clk cpu0 R X9 000000000004CCF1 +14721 clk cpu0 IT (14685) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +14721 clk cpu0 R cpsr 020003c5 +14722 clk cpu0 IT (14686) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +14722 clk cpu0 R X27 000000000004CCF1 +14723 clk cpu0 IT (14687) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +14723 clk cpu0 R X20 000000000004CCF2 +14724 clk cpu0 IT (14688) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +14725 clk cpu0 IT (14689) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14725 clk cpu0 MR1 0004ccf2:00001004ccf2_NS 25 +14725 clk cpu0 R X8 0000000000000025 +14726 clk cpu0 IT (14690) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14726 clk cpu0 R cpsr 620003c5 +14727 clk cpu0 IT (14691) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14728 clk cpu0 IT (14692) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +14728 clk cpu0 MW4 03029734:000000829734_NS 00000000 +14729 clk cpu0 IT (14693) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +14729 clk cpu0 R X27 000000000004CCF2 +14730 clk cpu0 IT (14694) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +14730 clk cpu0 MR1 0004ccf3:00001004ccf3_NS 78 +14730 clk cpu0 R X27 000000000004CCF3 +14730 clk cpu0 R X28 0000000000000078 +14731 clk cpu0 IT (14695) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +14731 clk cpu0 R cpsr 220003c5 +14732 clk cpu0 IS (14696) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +14733 clk cpu0 IT (14697) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +14734 clk cpu0 IT (14698) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +14734 clk cpu0 R X8 0000000000000020 +14735 clk cpu0 IT (14699) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +14735 clk cpu0 R cpsr 620003c5 +14736 clk cpu0 IS (14700) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +14737 clk cpu0 IT (14701) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +14737 clk cpu0 R X9 0000000000092CE0 +14738 clk cpu0 IT (14702) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +14738 clk cpu0 MR1 0004c128:00001004c128_NS 00 +14738 clk cpu0 R X10 0000000000000000 +14739 clk cpu0 IT (14703) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +14739 clk cpu0 R X9 0000000000092CE0 +14740 clk cpu0 IT (14704) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +14740 clk cpu0 R cpsr 620007c5 +14741 clk cpu0 IT (14705) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +14741 clk cpu0 MR4 03700548:000000f00548_NS ffffffd8 +14741 clk cpu0 R cpsr 620003c5 +14741 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +14742 clk cpu0 IS (14706) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +14743 clk cpu0 IT (14707) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +14743 clk cpu0 R X9 00000000FFFFFFE0 +14744 clk cpu0 IT (14708) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +14744 clk cpu0 R cpsr a20003c5 +14745 clk cpu0 IT (14709) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +14745 clk cpu0 MW4 03700548:000000f00548_NS ffffffe0 +14746 clk cpu0 IT (14710) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +14747 clk cpu0 IT (14711) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +14747 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +14747 clk cpu0 R X9 0000000003700530 +14748 clk cpu0 IT (14712) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +14748 clk cpu0 R X8 0000000003700508 +14749 clk cpu0 IT (14713) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +14750 clk cpu0 IT (14714) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +14750 clk cpu0 MR8 03700508:000000f00508_NS 00000000_00000000 +14750 clk cpu0 R X0 0000000000000000 +14751 clk cpu0 IT (14715) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +14751 clk cpu0 R X1 0000000000000010 +14752 clk cpu0 IT (14716) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +14752 clk cpu0 R X30 0000000000092D10 +14753 clk cpu0 IT (14717) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +14753 clk cpu0 R SP_EL1 0000000003700440 +14754 clk cpu0 IT (14718) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +14754 clk cpu0 R X8 3030303030303030 +14755 clk cpu0 IT (14719) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +14755 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +14755 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +14756 clk cpu0 IT (14720) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +14756 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +14757 clk cpu0 IT (14721) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +14758 clk cpu0 IT (14722) 000956c0:0000100956c0_NS 2a1f03eb O EL1h_n : MOV w11,wzr +14758 clk cpu0 R X11 0000000000000000 +14759 clk cpu0 IT (14723) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +14759 clk cpu0 R X8 0000000003029000 +14760 clk cpu0 IT (14724) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +14760 clk cpu0 MR4 03029734:000000829734_NS 00000000 +14760 clk cpu0 R X8 0000000000000000 +14761 clk cpu0 IT (14725) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +14761 clk cpu0 R cpsr 620003c5 +14762 clk cpu0 IT (14726) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +14762 clk cpu0 R X8 0000000000000000 +14763 clk cpu0 IT (14727) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +14763 clk cpu0 R cpsr 820003c5 +14764 clk cpu0 IT (14728) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +14765 clk cpu0 IT (14729) 0009570c:00001009570c_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +14765 clk cpu0 R X9 0000000003700448 +14766 clk cpu0 IT (14730) 00095710:000010095710_NS b0030c0a O EL1h_n : ADRP x10,0x6216710 +14766 clk cpu0 R X10 0000000006216000 +14767 clk cpu0 IT (14731) 00095714:000010095714_NS 38684928 O EL1h_n : LDRB w8,[x9,w8,UXTW] +14767 clk cpu0 MR1 03700448:000000f00448_NS 30 +14767 clk cpu0 R X8 0000000000000030 +14768 clk cpu0 IT (14732) 00095718:000010095718_NS f9407149 O EL1h_n : LDR x9,[x10,#0xe0] +14768 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14768 clk cpu0 R X9 0000000013000000 +14769 clk cpu0 IT (14733) 0009571c:00001009571c_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14769 clk cpu0 MW1 13000000:000013000000_NS 30 +14770 clk cpu0 IT (14734) 00095720:000010095720_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +14770 clk cpu0 R SP_EL1 0000000003700460 +14771 clk cpu0 IT (14735) 00095724:000010095724_NS d65f03c0 O EL1h_n : RET +14772 clk cpu0 IT (14736) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +14772 clk cpu0 R X20 000000000004CCF4 +14773 clk cpu0 IT (14737) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +14774 clk cpu0 IT (14738) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14774 clk cpu0 MR1 0004ccf4:00001004ccf4_NS 0a +14774 clk cpu0 R X8 000000000000000A +14775 clk cpu0 IT (14739) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14775 clk cpu0 R cpsr 820003c5 +14776 clk cpu0 IS (14740) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14777 clk cpu0 IS (14741) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14778 clk cpu0 IT (14742) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +14778 clk cpu0 R cpsr 020003c5 +14779 clk cpu0 IT (14743) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +14780 clk cpu0 IT (14744) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +14780 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +14780 clk cpu0 R X9 0000000013000000 +14781 clk cpu0 IT (14745) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +14781 clk cpu0 R X27 000000000004CCF4 +14782 clk cpu0 IT (14746) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +14782 clk cpu0 R X20 000000000004CCF5 +TUBE CPU0: Enable tracetrace.el info =30001 ,cuur el =0 +14783 clk cpu0 IT (14747) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +14783 clk cpu0 MW1 13000000:000013000000_NS 0a +14784 clk cpu0 IT (14748) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +14784 clk cpu0 MR1 0004ccf5:00001004ccf5_NS 00 +14784 clk cpu0 R X8 0000000000000000 +14785 clk cpu0 IT (14749) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +14785 clk cpu0 R cpsr 820003c5 +14786 clk cpu0 IS (14750) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +14787 clk cpu0 IT (14751) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +14788 clk cpu0 IT (14752) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +14789 clk cpu0 IT (14753) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +14789 clk cpu0 MR8 037004f0:000000f004f0_NS 00000000_0004ccc9 +14789 clk cpu0 MR8 037004f8:000000f004f8_NS 00000000_0009c560 +14789 clk cpu0 R X19 000000000004CCC9 +14789 clk cpu0 R X30 000000000009C560 +14790 clk cpu0 IT (14754) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +14790 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_00000000 +14790 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_03008528 +14790 clk cpu0 R X20 0000000003008528 +14790 clk cpu0 R X21 0000000000000000 +14791 clk cpu0 IT (14755) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +14791 clk cpu0 MR8 037004d0:000000f004d0_NS 00000000_00000000 +14791 clk cpu0 MR8 037004d8:000000f004d8_NS 00000000_90000000 +14791 clk cpu0 R X22 0000000090000000 +14791 clk cpu0 R X23 0000000000000000 +14792 clk cpu0 IT (14756) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +14792 clk cpu0 MR8 037004c0:000000f004c0_NS 00000000_0000003c +14792 clk cpu0 MR8 037004c8:000000f004c8_NS 00000000_00007c00 +14792 clk cpu0 R X24 0000000000007C00 +14792 clk cpu0 R X25 000000000000003C +14793 clk cpu0 IT (14757) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +14793 clk cpu0 MR8 037004b0:000000f004b0_NS 00010001_00010001 +14793 clk cpu0 MR8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +14793 clk cpu0 R X26 FFE000FFFFE000FF +14793 clk cpu0 R X27 0001000100010001 +14794 clk cpu0 IT (14758) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +14794 clk cpu0 MR8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +14794 clk cpu0 R X28 FF7FFF7FFF7FFF7F +14795 clk cpu0 IT (14759) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +14795 clk cpu0 R SP_EL1 0000000003700500 +14796 clk cpu0 IT (14760) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +14797 clk cpu0 IT (14761) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +14797 clk cpu0 R X0 0000000000000001 +14798 clk cpu0 IT (14762) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +14798 clk cpu0 R X1 0000000000000000 +14799 clk cpu0 IT (14763) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +14799 clk cpu0 R X2 0000000000000000 +14800 clk cpu0 IT (14764) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +14801 clk cpu0 IT (14765) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +14802 clk cpu0 IT (14766) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +14802 clk cpu0 R X0 0000000003008528 +14803 clk cpu0 IT (14767) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +14803 clk cpu0 R X30 000000000009C57C +14804 clk cpu0 IT (14768) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +14805 clk cpu0 IT (14769) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +14805 clk cpu0 R X8 0000000006216000 +14806 clk cpu0 IT (14770) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +14806 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +14806 clk cpu0 R X8 0000000000000001 +14807 clk cpu0 IT (14771) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +14807 clk cpu0 R cpsr 820003c5 +14808 clk cpu0 IT (14772) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +14809 clk cpu0 IT (14773) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +14810 clk cpu0 IT (14774) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +14810 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +14810 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011490 +14810 clk cpu0 R X19 00000000062160A2 +14810 clk cpu0 R X30 0000000000011490 +14811 clk cpu0 IT (14775) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +14811 clk cpu0 MR8 03700570:000000f00570_NS 00000000_02f00028 +14811 clk cpu0 MR8 03700578:000000f00578_NS ff83ff83_ff83ff83 +14811 clk cpu0 R X20 FF83FF83FF83FF83 +14811 clk cpu0 R X21 0000000002F00028 +14812 clk cpu0 IT (14776) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +14812 clk cpu0 R SP_EL1 0000000003700590 +14813 clk cpu0 IT (14777) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +14814 clk cpu0 IT (14778) 00011490:000010011490_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +14814 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +14814 clk cpu0 R X8 0000000000030001 +14815 clk cpu0 IT (14779) 00011494:000010011494_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +14815 clk cpu0 MR4 0370059c:000000f0059c_NS 00000f00 +14815 clk cpu0 R X9 0000000000000F00 +14816 clk cpu0 IT (14780) 00011498:000010011498_NS 0a090108 O EL1h_n : AND w8,w8,w9 +14816 clk cpu0 R X8 0000000000000000 +14817 clk cpu0 IT (14781) 0001149c:00001001149c_NS b9400bea O EL1h_n : LDR w10,[sp,#8] +14817 clk cpu0 MR4 03700598:000000f00598_NS 00000008 +14817 clk cpu0 R X10 0000000000000008 +14818 clk cpu0 IT (14782) 000114a0:0000100114a0_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +14818 clk cpu0 R X8 0000000000000000 +14819 clk cpu0 IT (14783) 000114a4:0000100114a4_NS b9401beb O EL1h_n : LDR w11,[sp,#0x18] +14819 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +14819 clk cpu0 R X11 0000000000000001 +14820 clk cpu0 IT (14784) 000114a8:0000100114a8_NS 0a280168 O EL1h_n : BIC w8,w11,w8 +14820 clk cpu0 R X8 0000000000000001 +14821 clk cpu0 IT (14785) 000114ac:0000100114ac_NS 2a0803f2 O EL1h_n : MOV w18,w8 +14821 clk cpu0 R X18 0000000000000001 +14822 clk cpu0 IT (14786) 000114b0:0000100114b0_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +14822 clk cpu0 R X18 0000000000000001 +14823 clk cpu0 IT (14787) 000114b4:0000100114b4_NS f90033f2 O EL1h_n : STR x18,[sp,#0x60] +14823 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +14824 clk cpu0 IT (14788) 000114b8:0000100114b8_NS f94033f2 O EL1h_n : LDR x18,[sp,#0x60] +14824 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14824 clk cpu0 R X18 0000000000000001 +14825 clk cpu0 IT (14789) 000114bc:0000100114bc_NS f9002ff2 O EL1h_n : STR x18,[sp,#0x58] +14825 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000001 +14826 clk cpu0 IT (14790) 000114c0:0000100114c0_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +14826 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +14826 clk cpu0 R X8 0000000000000001 +14827 clk cpu0 IT (14791) 000114c4:0000100114c4_NS 35000048 O EL1h_n : CBNZ w8,0x114cc +14828 clk cpu0 IT (14792) 000114cc:0000100114cc_NS f94037e8 O EL1h_n : LDR x8,[sp,#0x68] +14828 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +14828 clk cpu0 R X8 0000000000000000 +14829 clk cpu0 IT (14793) 000114d0:0000100114d0_NS f100091f O EL1h_n : CMP x8,#2 +14829 clk cpu0 R cpsr 820003c5 +14830 clk cpu0 IT (14794) 000114d4:0000100114d4_NS 1a9f17e9 O EL1h_n : CSET w9,EQ +14830 clk cpu0 R X9 0000000000000000 +14831 clk cpu0 IS (14795) 000114d8:0000100114d8_NS 37000049 O EL1h_n : TBNZ w9,#0,0x114e0 +14832 clk cpu0 IT (14796) 000114dc:0000100114dc_NS 14000003 O EL1h_n : B 0x114e8 +14833 clk cpu0 IT (14797) 000114e8:0000100114e8_NS d2800068 O EL1h_n : MOV x8,#3 +14833 clk cpu0 R X8 0000000000000003 +14834 clk cpu0 IT (14798) 000114ec:0000100114ec_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +14834 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +14835 clk cpu0 IT (14799) 000114f0:0000100114f0_NS b9407fe8 O EL1h_n : LDR w8,[sp,#0x7c] +14835 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +14835 clk cpu0 R X8 0000000000000001 +14836 clk cpu0 IT (14800) 000114f4:0000100114f4_NS 35000048 O EL1h_n : CBNZ w8,0x114fc +14837 clk cpu0 IT (14801) 000114fc:0000100114fc_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +14837 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14837 clk cpu0 R X8 0000000000000001 +14838 clk cpu0 IT (14802) 00011500:000010011500_NS b5000088 O EL1h_n : CBNZ x8,0x11510 +14839 clk cpu0 IT (14803) 00011510:000010011510_NS d2800068 O EL1h_n : MOV x8,#3 +14839 clk cpu0 R X8 0000000000000003 +14840 clk cpu0 IT (14804) 00011514:000010011514_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +14840 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +14841 clk cpu0 IT (14805) 00011518:000010011518_NS b94077e8 O EL1h_n : LDR w8,[sp,#0x74] +14841 clk cpu0 MR4 03700604:000000f00604_NS 00000000 +14841 clk cpu0 R X8 0000000000000000 +14842 clk cpu0 IT (14806) 0001151c:00001001151c_NS f94033e9 O EL1h_n : LDR x9,[sp,#0x60] +14842 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14842 clk cpu0 R X9 0000000000000001 +14843 clk cpu0 IT (14807) 00011520:000010011520_NS f100013f O EL1h_n : CMP x9,#0 +14843 clk cpu0 R cpsr 220003c5 +14844 clk cpu0 IT (14808) 00011524:000010011524_NS 1a9f17ea O EL1h_n : CSET w10,EQ +14844 clk cpu0 R X10 0000000000000000 +14845 clk cpu0 IT (14809) 00011528:000010011528_NS 5280002b O EL1h_n : MOV w11,#1 +14845 clk cpu0 R X11 0000000000000001 +14846 clk cpu0 IT (14810) 0001152c:00001001152c_NS 0a0b014a O EL1h_n : AND w10,w10,w11 +14846 clk cpu0 R X10 0000000000000000 +14847 clk cpu0 IT (14811) 00011530:000010011530_NS 0a0a0108 O EL1h_n : AND w8,w8,w10 +14847 clk cpu0 R X8 0000000000000000 +14848 clk cpu0 IS (14812) 00011534:000010011534_NS 35000048 O EL1h_n : CBNZ w8,0x1153c +14849 clk cpu0 IT (14813) 00011538:000010011538_NS 14000004 O EL1h_n : B 0x11548 +14850 clk cpu0 IT (14814) 00011548:000010011548_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +14850 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14850 clk cpu0 R X8 0000000000000001 +14851 clk cpu0 IT (14815) 0001154c:00001001154c_NS f90003e8 O EL1h_n : STR x8,[sp,#0] +14851 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000001 +14852 clk cpu0 IT (14816) 00011550:000010011550_NS f94003e8 O EL1h_n : LDR x8,[sp,#0] +14852 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000001 +14852 clk cpu0 R X8 0000000000000001 +14853 clk cpu0 IT (14817) 00011554:000010011554_NS f90033e8 O EL1h_n : STR x8,[sp,#0x60] +14853 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +14854 clk cpu0 IT (14818) 00011558:000010011558_NS b9407fe9 O EL1h_n : LDR w9,[sp,#0x7c] +14854 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +14854 clk cpu0 R X9 0000000000000001 +14855 clk cpu0 IT (14819) 0001155c:00001001155c_NS 35000049 O EL1h_n : CBNZ w9,0x11564 +14856 clk cpu0 IT (14820) 00011564:000010011564_NS f94027e8 O EL1h_n : LDR x8,[sp,#0x48] +14856 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00000003 +14856 clk cpu0 R X8 0000000000000003 +14857 clk cpu0 IT (14821) 00011568:000010011568_NS d2800309 O EL1h_n : MOV x9,#0x18 +14857 clk cpu0 R X9 0000000000000018 +14858 clk cpu0 IT (14822) 0001156c:00001001156c_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +14858 clk cpu0 R X0 0000000003000000 +14859 clk cpu0 IT (14823) 00011570:000010011570_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +14859 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +14859 clk cpu0 R X2 0000000000000000 +14860 clk cpu0 IT (14824) 00011574:000010011574_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +14860 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14860 clk cpu0 R X3 0000000000000001 +14861 clk cpu0 IT (14825) 00011578:000010011578_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +14861 clk cpu0 R X1 0000000003000000 +14862 clk cpu0 IT (14826) 0001157c:00001001157c_NS 94025656 O EL1h_n : BL 0xa6ed4 +14862 clk cpu0 R X30 0000000000011580 +14862 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0177 INVAL 0x000010036ec0_NS +14862 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0177 ALLOC 0x0000100a6ec0_NS +14863 clk cpu0 IT (14827) 000a6ed4:0000100a6ed4_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +14863 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +14863 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +14863 clk cpu0 R SP_EL1 0000000003700580 +14864 clk cpu0 IT (14828) 000a6ed8:0000100a6ed8_NS aa0103e8 O EL1h_n : MOV x8,x1 +14864 clk cpu0 R X8 0000000003000000 +14865 clk cpu0 IT (14829) 000a6edc:0000100a6edc_NS aa0303e9 O EL1h_n : MOV x9,x3 +14865 clk cpu0 R X9 0000000000000001 +14866 clk cpu0 IT (14830) 000a6ee0:0000100a6ee0_NS f1000c5f O EL1h_n : CMP x2,#3 +14866 clk cpu0 R cpsr 820003c5 +14867 clk cpu0 IT (14831) 000a6ee4:0000100a6ee4_NS 540001eb O EL1h_n : B.LT 0xa6f20 +14868 clk cpu0 IT (14832) 000a6f20:0000100a6f20_NS f100045f O EL1h_n : CMP x2,#1 +14868 clk cpu0 R cpsr 820003c5 +14869 clk cpu0 IT (14833) 000a6f24:0000100a6f24_NS 540000eb O EL1h_n : B.LT 0xa6f40 +14869 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017a INVAL 0x000010092f40_NS +14869 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017a ALLOC 0x0000100a6f40_NS +14870 clk cpu0 IT (14834) 000a6f40:0000100a6f40_NS aa0003e1 O EL1h_n : MOV x1,x0 +14870 clk cpu0 R X1 0000000003000000 +14871 clk cpu0 IT (14835) 000a6f44:0000100a6f44_NS d28000e0 O EL1h_n : MOV x0,#7 +14871 clk cpu0 R X0 0000000000000007 +14872 clk cpu0 IT (14836) 000a6f48:0000100a6f48_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +14872 clk cpu0 R X0 0000000000004007 +14873 clk cpu0 IT (14837) 000a6f4c:0000100a6f4c_NS f2a004c0 O EL1h_n : MOVK x0,#0x26,LSL #16 +14873 clk cpu0 R X0 0000000000264007 +14874 clk cpu0 IT (14838) 000a6f50:0000100a6f50_NS d40000e1 O EL1h_n : SVC #7 +14874 clk cpu0 E 000a6f50:0000100a6f50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +14874 clk cpu0 R cpsr 820003c5 +14874 clk cpu0 R PMBIDR_EL1 00000030 +14874 clk cpu0 R ESR_EL1 56000007 +14874 clk cpu0 R SPSR_EL1 820003c5 +14874 clk cpu0 R TRBIDR_EL1 000000000000002b +14874 clk cpu0 R ELR_EL1 00000000000a6f54 +14875 clk cpu0 IT (14839) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +14875 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x00001009d800_NS +14875 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x000010035800_NS +14876 clk cpu0 IT (14840) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +14876 clk cpu0 R SP_EL1 0000000003700480 +14877 clk cpu0 IT (14841) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +14877 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00264007 +14877 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +14878 clk cpu0 IT (14842) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +14878 clk cpu0 R X0 0000000056000007 +14879 clk cpu0 IT (14843) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +14879 clk cpu0 R X1 0000000000000015 +14880 clk cpu0 IT (14844) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +14880 clk cpu0 R cpsr 620003c5 +14881 clk cpu0 IT (14845) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +14882 clk cpu0 IT (14846) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +14882 clk cpu0 R X1 0000000000000007 +14883 clk cpu0 IT (14847) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +14883 clk cpu0 R cpsr 220003c5 +14884 clk cpu0 IS (14848) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +14885 clk cpu0 IT (14849) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +14885 clk cpu0 R cpsr 820003c5 +14886 clk cpu0 IS (14850) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +14887 clk cpu0 IT (14851) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +14887 clk cpu0 R cpsr 820003c5 +14888 clk cpu0 IS (14852) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +14889 clk cpu0 IT (14853) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +14889 clk cpu0 R cpsr 620003c5 +14890 clk cpu0 IT (14854) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +14891 clk cpu0 IT (14855) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +14891 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00264007 +14891 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +14891 clk cpu0 R X0 0000000000264007 +14891 clk cpu0 R X1 0000000003000000 +14892 clk cpu0 IT (14856) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +14892 clk cpu0 R SP_EL1 0000000003700580 +14893 clk cpu0 IT (14857) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +14893 clk cpu0 R cpsr 220003c5 +14894 clk cpu0 IT (14858) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +14895 clk cpu0 IT (14859) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +14895 clk cpu0 MW8 03700570:000000f00570_NS 00000000_030293f0 +14895 clk cpu0 MW8 03700578:000000f00578_NS f800f800_f800f800 +14895 clk cpu0 R SP_EL1 0000000003700570 +14896 clk cpu0 IT (14860) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +14896 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00264007 +14896 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +14896 clk cpu0 R SP_EL1 0000000003700560 +14897 clk cpu0 IT (14861) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +14897 clk cpu0 R X5 0000000000000000 +14898 clk cpu0 IT (14862) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +14898 clk cpu0 R X1 0000000000000000 +14899 clk cpu0 IT (14863) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +14899 clk cpu0 R cpsr 820003c5 +14900 clk cpu0 IT (14864) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +14900 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00264007 +14900 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +14900 clk cpu0 R SP_EL1 0000000003700570 +14900 clk cpu0 R X0 0000000000264007 +14900 clk cpu0 R X1 0000000003000000 +14901 clk cpu0 IT (14865) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +14902 clk cpu0 IT (14866) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +14902 clk cpu0 MW8 03700560:000000f00560_NS 00000000_90000000 +14902 clk cpu0 MW8 03700568:000000f00568_NS 03ff8000_03ff8000 +14902 clk cpu0 R SP_EL1 0000000003700560 +14903 clk cpu0 IT (14867) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +14903 clk cpu0 R X6 0000000000000000 +14904 clk cpu0 IT (14868) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +14904 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +14904 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +14904 clk cpu0 R SP_EL1 0000000003700550 +14905 clk cpu0 IT (14869) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +14905 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +14905 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011580 +14905 clk cpu0 R SP_EL1 0000000003700540 +14906 clk cpu0 IT (14870) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +14906 clk cpu0 R X3 0000000000000001 +14907 clk cpu0 IT (14871) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +14907 clk cpu0 R cpsr 620003c5 +14908 clk cpu0 IT (14872) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +14909 clk cpu0 IT (14873) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +14909 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +14909 clk cpu0 R X2 0000000000035E90 +14910 clk cpu0 IT (14874) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +14910 clk cpu0 R X3 0000000000000026 +14911 clk cpu0 IT (14875) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +14911 clk cpu0 R X3 0000000000000026 +14912 clk cpu0 IT (14876) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +14912 clk cpu0 R X3 0000000000000130 +14913 clk cpu0 IT (14877) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +14913 clk cpu0 R X2 0000000000035FC0 +14914 clk cpu0 IT (14878) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +14914 clk cpu0 MR8 00035fc0:000010035fc0_NS 00000000_000380c8 +14914 clk cpu0 R X4 00000000000380C8 +14915 clk cpu0 IT (14879) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +14915 clk cpu0 R cpsr 62000bc5 +14915 clk cpu0 R X30 0000000000035960 +14916 clk cpu0 IT (14880) 000380c8:0000100380c8_NS d40000e3 O EL1h_n : SMC #7 +14916 clk cpu0 E 000380c8:0000100380c8_NS EL3h 00000019 CoreEvent_ModeChange +14916 clk cpu0 E 000380c8:0000100380c8_NS 00000088 CoreEvent_LOWER_64_SYNC +14916 clk cpu0 R cpsr 620003cd +14916 clk cpu0 R DBGDSCRext 00020000 +14916 clk cpu0 R PMBIDR_EL1 00000020 +14916 clk cpu0 R ESR_EL3 5e000007 +14916 clk cpu0 R SPSR_EL3 62000bc5 +14916 clk cpu0 R TRBIDR_EL1 000000000000002b +14916 clk cpu0 R ELR_EL3 00000000000380cc +14916 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +14916 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +14917 clk cpu0 IT (14881) 00012400:000010012400 14000c92 O EL3h_s : B 0x15648 +14917 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b2 INVAL 0x000010095640_NS +14917 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b2 ALLOC 0x000010015640 +14918 clk cpu0 IT (14882) 00015648:000010015648 d10403ff O EL3h_s : SUB sp,sp,#0x100 +14918 clk cpu0 R SP_EL3 000000000384C400 +14919 clk cpu0 IT (14883) 0001564c:00001001564c a90007e0 O EL3h_s : STP x0,x1,[sp,#0] +14919 clk cpu0 MW8 0384c400:00001084c400_NS 00000000_00264007 +14919 clk cpu0 MW8 0384c408:00001084c408_NS 00000000_03000000 +14919 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0020 INVAL 0x000016290400_NS +14919 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0020 ALLOC 0x00001084c400_NS +14919 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 CLEAN 0x00001084c400_NS +14919 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1101 INVAL 0x00001084c400_NS +14920 clk cpu0 IT (14884) 00015650:000010015650 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +14920 clk cpu0 R X0 000000005E000007 +14921 clk cpu0 IT (14885) 00015654:000010015654 531a7c01 O EL3h_s : LSR w1,w0,#26 +14921 clk cpu0 R X1 0000000000000017 +14922 clk cpu0 IT (14886) 00015658:000010015658 7100543f O EL3h_s : CMP w1,#0x15 +14922 clk cpu0 R cpsr 220003cd +14923 clk cpu0 IS (14887) 0001565c:00001001565c 540005e0 O EL3h_s : B.EQ 0x15718 +14924 clk cpu0 IT (14888) 00015660:000010015660 7100583f O EL3h_s : CMP w1,#0x16 +14924 clk cpu0 R cpsr 220003cd +14925 clk cpu0 IS (14889) 00015664:000010015664 54000360 O EL3h_s : B.EQ 0x156d0 +14926 clk cpu0 IT (14890) 00015668:000010015668 71005c3f O EL3h_s : CMP w1,#0x17 +14926 clk cpu0 R cpsr 620003cd +14927 clk cpu0 IT (14891) 0001566c:00001001566c 540000e0 O EL3h_s : B.EQ 0x15688 +14928 clk cpu0 IT (14892) 00015688:000010015688 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +14928 clk cpu0 R X0 000000005E000007 +14929 clk cpu0 IT (14893) 0001568c:00001001568c 53003c01 O EL3h_s : UXTH w1,w0 +14929 clk cpu0 R X1 0000000000000007 +14930 clk cpu0 IT (14894) 00015690:000010015690 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +14930 clk cpu0 R X0 000000005E000007 +14931 clk cpu0 IT (14895) 00015694:000010015694 7100143f O EL3h_s : CMP w1,#5 +14931 clk cpu0 R cpsr 220003cd +14932 clk cpu0 IS (14896) 00015698:000010015698 5400b46b O EL3h_s : B.LT 0x16d24 +14933 clk cpu0 IT (14897) 0001569c:00001001569c 7100283f O EL3h_s : CMP w1,#0xa +14933 clk cpu0 R cpsr 820003cd +14934 clk cpu0 IS (14898) 000156a0:0000100156a0 5400b42c O EL3h_s : B.GT 0x16d24 +14935 clk cpu0 IT (14899) 000156a4:0000100156a4 71001c3f O EL3h_s : CMP w1,#7 +14935 clk cpu0 R cpsr 620003cd +14936 clk cpu0 IT (14900) 000156a8:0000100156a8 540005c0 O EL3h_s : B.EQ 0x15760 +14937 clk cpu0 IT (14901) 00015760:000010015760 a94007e0 O EL3h_s : LDP x0,x1,[sp,#0] +14937 clk cpu0 MR8 0384c400:00001084c400_NS 00000000_00264007 +14937 clk cpu0 MR8 0384c408:00001084c408_NS 00000000_03000000 +14937 clk cpu0 R X0 0000000000264007 +14937 clk cpu0 R X1 0000000003000000 +14938 clk cpu0 IT (14902) 00015764:000010015764 910403ff O EL3h_s : ADD sp,sp,#0x100 +14938 clk cpu0 R SP_EL3 000000000384C500 +14939 clk cpu0 IT (14903) 00015768:000010015768 f103bc3f O EL3h_s : CMP x1,#0xef +14939 clk cpu0 R cpsr 220003cd +14940 clk cpu0 IT (14904) 0001576c:00001001576c 54000061 O EL3h_s : B.NE 0x15778 +14941 clk cpu0 IT (14905) 00015778:000010015778 a9bf17e4 O EL3h_s : STP x4,x5,[sp,#-0x10]! +14941 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +14941 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_00000000 +14941 clk cpu0 R SP_EL3 000000000384C4F0 +14942 clk cpu0 IT (14906) 0001577c:00001001577c a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +14942 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00264007 +14942 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_03000000 +14942 clk cpu0 R SP_EL3 000000000384C4E0 +14943 clk cpu0 IT (14907) 00015780:000010015780 d2800005 O EL3h_s : MOV x5,#0 +14943 clk cpu0 R X5 0000000000000000 +14944 clk cpu0 IT (14908) 00015784:000010015784 d34d3401 O EL3h_s : UBFIZ x1,x0,#51,#14 +14944 clk cpu0 R X1 0000000000000000 +14945 clk cpu0 IT (14909) 00015788:000010015788 f100043f O EL3h_s : CMP x1,#1 +14945 clk cpu0 R cpsr 820003cd +14946 clk cpu0 IT (14910) 0001578c:00001001578c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +14946 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00264007 +14946 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_03000000 +14946 clk cpu0 R SP_EL3 000000000384C4F0 +14946 clk cpu0 R X0 0000000000264007 +14946 clk cpu0 R X1 0000000003000000 +14947 clk cpu0 IT (14911) 00015790:000010015790 540003a1 O EL3h_s : B.NE 0x15804 +14947 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x000010035800_NS +14947 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x000010015800 +14948 clk cpu0 IT (14912) 00015804:000010015804 a9bf0fe2 O EL3h_s : STP x2,x3,[sp,#-0x10]! +14948 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +14948 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_00000130 +14948 clk cpu0 R SP_EL3 000000000384C4E0 +14949 clk cpu0 IT (14913) 00015808:000010015808 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +14949 clk cpu0 MW8 0384c4d0:00001084c4d0_NS ffffffff_fe00000f +14949 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_00035960 +14949 clk cpu0 R SP_EL3 000000000384C4D0 +14950 clk cpu0 IT (14914) 0001580c:00001001580c 530e3803 O EL3h_s : UBFIZ w3,w0,#18,#15 +14950 clk cpu0 R X3 0000000000000001 +14951 clk cpu0 IT (14915) 00015810:000010015810 7100047f O EL3h_s : CMP w3,#1 +14951 clk cpu0 R cpsr 620003cd +14952 clk cpu0 IT (14916) 00015814:000010015814 54000180 O EL3h_s : B.EQ 0x15844 +14952 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 INVAL 0x00001009d840_NS +14952 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x000010015840 +14953 clk cpu0 IT (14917) 00015844:000010015844 580177a2 O EL3h_s : LDR x2,0x18738 +14953 clk cpu0 MR8 00018738:000010018738 00000000_00015d90 +14953 clk cpu0 R X2 0000000000015D90 +14954 clk cpu0 IT (14918) 00015848:000010015848 53107c03 O EL3h_s : LSR w3,w0,#16 +14954 clk cpu0 R X3 0000000000000026 +14955 clk cpu0 IT (14919) 0001584c:00001001584c 12003c63 O EL3h_s : AND w3,w3,#0xffff +14955 clk cpu0 R X3 0000000000000026 +14956 clk cpu0 IT (14920) 00015850:000010015850 d37df063 O EL3h_s : LSL x3,x3,#3 +14956 clk cpu0 R X3 0000000000000130 +14957 clk cpu0 IT (14921) 00015854:000010015854 8b030042 O EL3h_s : ADD x2,x2,x3 +14957 clk cpu0 R X2 0000000000015EC0 +14958 clk cpu0 IT (14922) 00015858:000010015858 f9400044 O EL3h_s : LDR x4,[x2,#0] +14958 clk cpu0 MR8 00015ec0:000010015ec0 00000000_00016b00 +14958 clk cpu0 R X4 0000000000016B00 +14959 clk cpu0 IT (14923) 0001585c:00001001585c d63f0080 O EL3h_s : BLR x4 +14959 clk cpu0 R cpsr 62000bcd +14959 clk cpu0 R X30 0000000000015860 +14960 clk cpu0 IT (14924) 00016b00:000010016b00 d53e1322 O EL3h_s : MRS x2,MDCR_EL3 +14960 clk cpu0 R cpsr 620003cd +14960 clk cpu0 R X2 0000000013040000 +14961 clk cpu0 IT (14925) 00016b04:000010016b04 8a080021 O EL3h_s : AND x1,x1,x8 +14961 clk cpu0 R X1 0000000003000000 +14962 clk cpu0 IT (14926) 00016b08:000010016b08 8a280042 O EL3h_s : BIC x2,x2,x8 +14962 clk cpu0 R X2 0000000010040000 +14963 clk cpu0 IT (14927) 00016b0c:000010016b0c aa020021 O EL3h_s : ORR x1,x1,x2 +14963 clk cpu0 R X1 0000000013040000 +14964 clk cpu0 IT (14928) 00016b10:000010016b10 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +14964 clk cpu0 MW8 0384c4c0:00001084c4c0_NS ffffffff_fe00000f +14964 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_00015860 +14964 clk cpu0 R SP_EL3 000000000384C4C0 +14965 clk cpu0 IT (14929) 00016b14:000010016b14 a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +14965 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_00264007 +14965 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_13040000 +14965 clk cpu0 R SP_EL3 000000000384C4B0 +14966 clk cpu0 IT (14930) 00016b18:000010016b18 d503201f O EL3h_s : NOP +14967 clk cpu0 IT (14931) 00016b1c:000010016b1c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +14967 clk cpu0 MR8 0384c4b0:00001084c4b0_NS 00000000_00264007 +14967 clk cpu0 MR8 0384c4b8:00001084c4b8_NS 00000000_13040000 +14967 clk cpu0 R SP_EL3 000000000384C4C0 +14967 clk cpu0 R X0 0000000000264007 +14967 clk cpu0 R X1 0000000013040000 +14968 clk cpu0 IT (14932) 00016b20:000010016b20 d51e1321 O EL3h_s : MSR MDCR_EL3,x1 +14968 clk cpu0 R MDCR_EL3 00000000:13040000 +14969 clk cpu0 IT (14933) 00016b24:000010016b24 d5033fdf O EL3h_s : ISB +14969 clk cpu0 R PMBIDR_EL1 00000020 +14969 clk cpu0 R TRBIDR_EL1 000000000000002b +14970 clk cpu0 IT (14934) 00016b28:000010016b28 d503201f O EL3h_s : NOP +14971 clk cpu0 IT (14935) 00016b2c:000010016b2c a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +14971 clk cpu0 MR8 0384c4c0:00001084c4c0_NS ffffffff_fe00000f +14971 clk cpu0 MR8 0384c4c8:00001084c4c8_NS 00000000_00015860 +14971 clk cpu0 R SP_EL3 000000000384C4D0 +14971 clk cpu0 R X29 FFFFFFFFFE00000F +14971 clk cpu0 R X30 0000000000015860 +14972 clk cpu0 IT (14936) 00016b30:000010016b30 d65f03c0 O EL3h_s : RET +14973 clk cpu0 IT (14937) 00015860:000010015860 a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +14973 clk cpu0 MR8 0384c4d0:00001084c4d0_NS ffffffff_fe00000f +14973 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_00035960 +14973 clk cpu0 R SP_EL3 000000000384C4E0 +14973 clk cpu0 R X29 FFFFFFFFFE00000F +14973 clk cpu0 R X30 0000000000035960 +14974 clk cpu0 IT (14938) 00015864:000010015864 a8c10fe2 O EL3h_s : LDP x2,x3,[sp],#0x10 +14974 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +14974 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_00000130 +14974 clk cpu0 R SP_EL3 000000000384C4F0 +14974 clk cpu0 R X2 0000000000035FC0 +14974 clk cpu0 R X3 0000000000000130 +14975 clk cpu0 IT (14939) 00015868:000010015868 a8c117e4 O EL3h_s : LDP x4,x5,[sp],#0x10 +14975 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +14975 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_00000000 +14975 clk cpu0 R SP_EL3 000000000384C500 +14975 clk cpu0 R X4 00000000000380C8 +14975 clk cpu0 R X5 0000000000000000 +14976 clk cpu0 IT (14940) 0001586c:00001001586c d69f03e0 O EL3h_s : ERET +14976 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +14976 clk cpu0 R cpsr 62000bc5 +14976 clk cpu0 R DBGDSCRext 00060000 +14976 clk cpu0 R PMBIDR_EL1 00000030 +14976 clk cpu0 R TRBIDR_EL1 000000000000002b +14976 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +14976 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +14977 clk cpu0 IT (14941) 000380cc:0000100380cc_NS d65f03c0 O EL1h_n : RET +14978 clk cpu0 IT (14942) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +14978 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +14978 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011580 +14978 clk cpu0 R cpsr 620003c5 +14978 clk cpu0 R SP_EL1 0000000003700550 +14978 clk cpu0 R X29 FFFFFFFFFE00000F +14978 clk cpu0 R X30 0000000000011580 +14979 clk cpu0 IT (14943) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +14979 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +14979 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +14979 clk cpu0 R SP_EL1 0000000003700560 +14979 clk cpu0 R X2 0000000000000000 +14979 clk cpu0 R X3 0000000000000001 +14980 clk cpu0 IT (14944) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +14980 clk cpu0 MR8 03700560:000000f00560_NS 00000000_90000000 +14980 clk cpu0 MR8 03700568:000000f00568_NS 03ff8000_03ff8000 +14980 clk cpu0 R SP_EL1 0000000003700570 +14980 clk cpu0 R X6 0000000090000000 +14980 clk cpu0 R X7 03FF800003FF8000 +14981 clk cpu0 IT (14945) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +14981 clk cpu0 MR8 03700570:000000f00570_NS 00000000_030293f0 +14981 clk cpu0 MR8 03700578:000000f00578_NS f800f800_f800f800 +14981 clk cpu0 R SP_EL1 0000000003700580 +14981 clk cpu0 R X4 00000000030293F0 +14981 clk cpu0 R X5 F800F800F800F800 +14982 clk cpu0 IT (14946) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +14983 clk cpu0 IT (14947) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +14983 clk cpu0 R cpsr 820003c5 +14983 clk cpu0 R PMBIDR_EL1 00000030 +14983 clk cpu0 R TRBIDR_EL1 000000000000002b +14984 clk cpu0 IT (14948) 000a6f54:0000100a6f54_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +14984 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +14984 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +14984 clk cpu0 R SP_EL1 0000000003700590 +14984 clk cpu0 R X8 0000000000000003 +14984 clk cpu0 R X9 0000000000000018 +14985 clk cpu0 IT (14949) 000a6f58:0000100a6f58_NS d65f03c0 O EL1h_n : RET +14986 clk cpu0 IT (14950) 00011580:000010011580_NS f9402fe8 O EL1h_n : LDR x8,[sp,#0x58] +14986 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000001 +14986 clk cpu0 R X8 0000000000000001 +14987 clk cpu0 IS (14951) 00011584:000010011584_NS b4000048 O EL1h_n : CBZ x8,0x1158c +14988 clk cpu0 IT (14952) 00011588:000010011588_NS 14000007 O EL1h_n : B 0x115a4 +14989 clk cpu0 IT (14953) 000115a4:0000100115a4_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +14989 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +14989 clk cpu0 R X8 0000000000000001 +14990 clk cpu0 IT (14954) 000115a8:0000100115a8_NS 35000048 O EL1h_n : CBNZ w8,0x115b0 +14991 clk cpu0 IT (14955) 000115b0:0000100115b0_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +14991 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000003 +14991 clk cpu0 R X8 0000000000000003 +14992 clk cpu0 IT (14956) 000115b4:0000100115b4_NS d2800309 O EL1h_n : MOV x9,#0x18 +14992 clk cpu0 R X9 0000000000000018 +14993 clk cpu0 IT (14957) 000115b8:0000100115b8_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +14993 clk cpu0 R X0 0000000003000000 +14994 clk cpu0 IT (14958) 000115bc:0000100115bc_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +14994 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +14994 clk cpu0 R X2 0000000000000000 +14995 clk cpu0 IT (14959) 000115c0:0000100115c0_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +14995 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +14995 clk cpu0 R X3 0000000000000001 +14996 clk cpu0 IT (14960) 000115c4:0000100115c4_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +14996 clk cpu0 R X1 0000000003000000 +14997 clk cpu0 IT (14961) 000115c8:0000100115c8_NS 940256a1 O EL1h_n : BL 0xa704c +14997 clk cpu0 R X30 00000000000115CC +14997 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0183 INVAL 0x00001009b040_NS +14997 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0183 ALLOC 0x0000100a7040_NS +14998 clk cpu0 IT (14962) 000a704c:0000100a704c_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +14998 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +14998 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +14998 clk cpu0 R SP_EL1 0000000003700580 +14999 clk cpu0 IT (14963) 000a7050:0000100a7050_NS aa0103e8 O EL1h_n : MOV x8,x1 +14999 clk cpu0 R X8 0000000003000000 +15000 clk cpu0 IT (14964) 000a7054:0000100a7054_NS aa0303e9 O EL1h_n : MOV x9,x3 +15000 clk cpu0 R X9 0000000000000001 +15001 clk cpu0 IT (14965) 000a7058:0000100a7058_NS f100085f O EL1h_n : CMP x2,#2 +15001 clk cpu0 R cpsr 820003c5 +15002 clk cpu0 IT (14966) 000a705c:0000100a705c_NS 540001eb O EL1h_n : B.LT 0xa7098 +15002 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 INVAL 0x00001009b080_NS +15002 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0184 ALLOC 0x0000100a7080_NS +15003 clk cpu0 IT (14967) 000a7098:0000100a7098_NS f100045f O EL1h_n : CMP x2,#1 +15003 clk cpu0 R cpsr 820003c5 +15004 clk cpu0 IT (14968) 000a709c:0000100a709c_NS 54000221 O EL1h_n : B.NE 0xa70e0 +15005 clk cpu0 IT (14969) 000a70e0:0000100a70e0_NS aa0003e1 O EL1h_n : MOV x1,x0 +15005 clk cpu0 R X1 0000000003000000 +15006 clk cpu0 IT (14970) 000a70e4:0000100a70e4_NS d28000e0 O EL1h_n : MOV x0,#7 +15006 clk cpu0 R X0 0000000000000007 +15007 clk cpu0 IT (14971) 000a70e8:0000100a70e8_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +15007 clk cpu0 R X0 0000000000004007 +15008 clk cpu0 IT (14972) 000a70ec:0000100a70ec_NS f2a004e0 O EL1h_n : MOVK x0,#0x27,LSL #16 +15008 clk cpu0 R X0 0000000000274007 +15009 clk cpu0 IT (14973) 000a70f0:0000100a70f0_NS d40000e1 O EL1h_n : SVC #7 +15009 clk cpu0 E 000a70f0:0000100a70f0_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +15009 clk cpu0 R cpsr 820003c5 +15009 clk cpu0 R PMBIDR_EL1 00000030 +15009 clk cpu0 R ESR_EL1 56000007 +15009 clk cpu0 R SPSR_EL1 820003c5 +15009 clk cpu0 R TRBIDR_EL1 000000000000002b +15009 clk cpu0 R ELR_EL1 00000000000a70f4 +15010 clk cpu0 IT (14974) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +15010 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x000010015800 +15010 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x000010035800_NS +15011 clk cpu0 IT (14975) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +15011 clk cpu0 R SP_EL1 0000000003700480 +15012 clk cpu0 IT (14976) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +15012 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00274007 +15012 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +15013 clk cpu0 IT (14977) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +15013 clk cpu0 R X0 0000000056000007 +15014 clk cpu0 IT (14978) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +15014 clk cpu0 R X1 0000000000000015 +15015 clk cpu0 IT (14979) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +15015 clk cpu0 R cpsr 620003c5 +15016 clk cpu0 IT (14980) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +15017 clk cpu0 IT (14981) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +15017 clk cpu0 R X1 0000000000000007 +15018 clk cpu0 IT (14982) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +15018 clk cpu0 R cpsr 220003c5 +15019 clk cpu0 IS (14983) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +15020 clk cpu0 IT (14984) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +15020 clk cpu0 R cpsr 820003c5 +15021 clk cpu0 IS (14985) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +15022 clk cpu0 IT (14986) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +15022 clk cpu0 R cpsr 820003c5 +15023 clk cpu0 IS (14987) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +15024 clk cpu0 IT (14988) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +15024 clk cpu0 R cpsr 620003c5 +15025 clk cpu0 IT (14989) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +15026 clk cpu0 IT (14990) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +15026 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00274007 +15026 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +15026 clk cpu0 R X0 0000000000274007 +15026 clk cpu0 R X1 0000000003000000 +15027 clk cpu0 IT (14991) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +15027 clk cpu0 R SP_EL1 0000000003700580 +15028 clk cpu0 IT (14992) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +15028 clk cpu0 R cpsr 220003c5 +15029 clk cpu0 IT (14993) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +15030 clk cpu0 IT (14994) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +15030 clk cpu0 MW8 03700570:000000f00570_NS 00000000_030293f0 +15030 clk cpu0 MW8 03700578:000000f00578_NS f800f800_f800f800 +15030 clk cpu0 R SP_EL1 0000000003700570 +15031 clk cpu0 IT (14995) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +15031 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00274007 +15031 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +15031 clk cpu0 R SP_EL1 0000000003700560 +15032 clk cpu0 IT (14996) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +15032 clk cpu0 R X5 0000000000000000 +15033 clk cpu0 IT (14997) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +15033 clk cpu0 R X1 0000000000000000 +15034 clk cpu0 IT (14998) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +15034 clk cpu0 R cpsr 820003c5 +15035 clk cpu0 IT (14999) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +15035 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00274007 +15035 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +15035 clk cpu0 R SP_EL1 0000000003700570 +15035 clk cpu0 R X0 0000000000274007 +15035 clk cpu0 R X1 0000000003000000 +15036 clk cpu0 IT (15000) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +15037 clk cpu0 IT (15001) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +15037 clk cpu0 MW8 03700560:000000f00560_NS 00000000_90000000 +15037 clk cpu0 MW8 03700568:000000f00568_NS 03ff8000_03ff8000 +15037 clk cpu0 R SP_EL1 0000000003700560 +15038 clk cpu0 IT (15002) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +15038 clk cpu0 R X6 0000000000000000 +15039 clk cpu0 IT (15003) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +15039 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +15039 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +15039 clk cpu0 R SP_EL1 0000000003700550 +15040 clk cpu0 IT (15004) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15040 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +15040 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000115cc +15040 clk cpu0 R SP_EL1 0000000003700540 +15041 clk cpu0 IT (15005) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +15041 clk cpu0 R X3 0000000000000001 +15042 clk cpu0 IT (15006) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +15042 clk cpu0 R cpsr 620003c5 +15043 clk cpu0 IT (15007) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +15044 clk cpu0 IT (15008) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +15044 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +15044 clk cpu0 R X2 0000000000035E90 +15045 clk cpu0 IT (15009) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +15045 clk cpu0 R X3 0000000000000027 +15046 clk cpu0 IT (15010) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +15046 clk cpu0 R X3 0000000000000027 +15047 clk cpu0 IT (15011) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +15047 clk cpu0 R X3 0000000000000138 +15048 clk cpu0 IT (15012) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +15048 clk cpu0 R X2 0000000000035FC8 +15049 clk cpu0 IT (15013) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +15049 clk cpu0 MR8 00035fc8:000010035fc8_NS 00000000_000380d0 +15049 clk cpu0 R X4 00000000000380D0 +15050 clk cpu0 IT (15014) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +15050 clk cpu0 R cpsr 62000bc5 +15050 clk cpu0 R X30 0000000000035960 +15051 clk cpu0 IT (15015) 000380d0:0000100380d0_NS d5384244 O EL1h_n : MRS x4,CURRENTEL +15051 clk cpu0 R cpsr 620003c5 +15051 clk cpu0 R X4 0000000000000004 +15052 clk cpu0 IT (15016) 000380d4:0000100380d4_NS f100209f O EL1h_n : CMP x4,#8 +15052 clk cpu0 R cpsr 820003c5 +15053 clk cpu0 IS (15017) 000380d8:0000100380d8_NS 54000160 O EL1h_n : B.EQ 0x38104 +15054 clk cpu0 IT (15018) 000380dc:0000100380dc_NS f1000d3f O EL1h_n : CMP x9,#3 +15054 clk cpu0 R cpsr 820003c5 +15055 clk cpu0 IT (15019) 000380e0:0000100380e0_NS 54000061 O EL1h_n : B.NE 0x380ec +15056 clk cpu0 IT (15020) 000380ec:0000100380ec_NS f100053f O EL1h_n : CMP x9,#1 +15056 clk cpu0 R cpsr 620003c5 +15057 clk cpu0 IS (15021) 000380f0:0000100380f0_NS 54000061 O EL1h_n : B.NE 0x380fc +15058 clk cpu0 IT (15022) 000380f4:0000100380f4_NS d40000e2 O EL1h_n : HVC #7 +15058 clk cpu0 E 000380f4:0000100380f4_NS EL2h 00000019 CoreEvent_ModeChange +15058 clk cpu0 E 000380f4:0000100380f4_NS 00000088 CoreEvent_LOWER_64_SYNC +15058 clk cpu0 R cpsr 620003c9 +15058 clk cpu0 R PMBIDR_EL1 00000030 +15058 clk cpu0 R ESR_EL2 5a000007 +15058 clk cpu0 R SPSR_EL2 620003c5 +15058 clk cpu0 R TRBIDR_EL1 000000000000002b +15058 clk cpu0 R ELR_EL2 00000000000380f8 +15058 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +15058 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +15058 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0060 INVAL 0x000010010c00_NS +15058 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0060 ALLOC 0x000010018c00_NS +15059 clk cpu0 IT (15023) 00018c00:000010018c00_NS 14001079 O EL2h_n : B 0x1cde4 +15059 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f INVAL 0x000010010dc0_NS +15059 clk cpu0 CACHE cpu.cpu0.l1icache LINE 006f ALLOC 0x00001001cdc0_NS +15060 clk cpu0 IT (15024) 0001cde4:00001001cde4_NS d10403ff O EL2h_n : SUB sp,sp,#0x100 +15060 clk cpu0 R SP_EL2 000000000383C1D0 +15061 clk cpu0 IT (15025) 0001cde8:00001001cde8_NS a90007e0 O EL2h_n : STP x0,x1,[sp,#0] +15061 clk cpu0 MW8 0383c1d0:00001083c1d0_NS 00000000_00274007 +15061 clk cpu0 MW8 0383c1d8:00001083c1d8_NS 00000000_03000000 +15062 clk cpu0 IT (15026) 0001cdec:00001001cdec_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +15062 clk cpu0 R X0 000000005A000007 +15063 clk cpu0 IT (15027) 0001cdf0:00001001cdf0_NS 531a7c01 O EL2h_n : LSR w1,w0,#26 +15063 clk cpu0 R X1 0000000000000016 +15064 clk cpu0 IT (15028) 0001cdf4:00001001cdf4_NS 7100543f O EL2h_n : CMP w1,#0x15 +15064 clk cpu0 R cpsr 220003c9 +15065 clk cpu0 IS (15029) 0001cdf8:00001001cdf8_NS 54000340 O EL2h_n : B.EQ 0x1ce60 +15066 clk cpu0 IT (15030) 0001cdfc:00001001cdfc_NS 7100583f O EL2h_n : CMP w1,#0x16 +15066 clk cpu0 R cpsr 620003c9 +15067 clk cpu0 IT (15031) 0001ce00:00001001ce00_NS 540000a0 O EL2h_n : B.EQ 0x1ce14 +15068 clk cpu0 IT (15032) 0001ce14:00001001ce14_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +15068 clk cpu0 R X0 000000005A000007 +15069 clk cpu0 IT (15033) 0001ce18:00001001ce18_NS 53003c01 O EL2h_n : UXTH w1,w0 +15069 clk cpu0 R X1 0000000000000007 +15070 clk cpu0 IT (15034) 0001ce1c:00001001ce1c_NS 7100143f O EL2h_n : CMP w1,#5 +15070 clk cpu0 R cpsr 220003c9 +15071 clk cpu0 IS (15035) 0001ce20:00001001ce20_NS 5400f50b O EL2h_n : B.LT 0x1ecc0 +15072 clk cpu0 IT (15036) 0001ce24:00001001ce24_NS 7100283f O EL2h_n : CMP w1,#0xa +15072 clk cpu0 R cpsr 820003c9 +15073 clk cpu0 IS (15037) 0001ce28:00001001ce28_NS 5400f4cc O EL2h_n : B.GT 0x1ecc0 +15074 clk cpu0 IT (15038) 0001ce2c:00001001ce2c_NS 71001c3f O EL2h_n : CMP w1,#7 +15074 clk cpu0 R cpsr 620003c9 +15075 clk cpu0 IT (15039) 0001ce30:00001001ce30_NS 540003a0 O EL2h_n : B.EQ 0x1cea4 +15076 clk cpu0 IT (15040) 0001cea4:00001001cea4_NS a94007e0 O EL2h_n : LDP x0,x1,[sp,#0] +15076 clk cpu0 MR8 0383c1d0:00001083c1d0_NS 00000000_00274007 +15076 clk cpu0 MR8 0383c1d8:00001083c1d8_NS 00000000_03000000 +15076 clk cpu0 R X0 0000000000274007 +15076 clk cpu0 R X1 0000000003000000 +15077 clk cpu0 IT (15041) 0001cea8:00001001cea8_NS 910403ff O EL2h_n : ADD sp,sp,#0x100 +15077 clk cpu0 R SP_EL2 000000000383C2D0 +15078 clk cpu0 IT (15042) 0001ceac:00001001ceac_NS f103bc3f O EL2h_n : CMP x1,#0xef +15078 clk cpu0 R cpsr 220003c9 +15079 clk cpu0 IT (15043) 0001ceb0:00001001ceb0_NS 54000061 O EL2h_n : B.NE 0x1cebc +15080 clk cpu0 IT (15044) 0001cebc:00001001cebc_NS a9bf17e4 O EL2h_n : STP x4,x5,[sp,#-0x10]! +15080 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00000004 +15080 clk cpu0 MW8 0383c2c8:00001083c2c8_NS 00000000_00000000 +15080 clk cpu0 R SP_EL2 000000000383C2C0 +15081 clk cpu0 IT (15045) 0001cec0:00001001cec0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +15081 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00274007 +15081 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_03000000 +15081 clk cpu0 R SP_EL2 000000000383C2B0 +15082 clk cpu0 IT (15046) 0001cec4:00001001cec4_NS d2800005 O EL2h_n : MOV x5,#0 +15082 clk cpu0 R X5 0000000000000000 +15083 clk cpu0 IT (15047) 0001cec8:00001001cec8_NS d34d3401 O EL2h_n : UBFIZ x1,x0,#51,#14 +15083 clk cpu0 R X1 0000000000000000 +15084 clk cpu0 IT (15048) 0001cecc:00001001cecc_NS f100043f O EL2h_n : CMP x1,#1 +15084 clk cpu0 R cpsr 820003c9 +15085 clk cpu0 IT (15049) 0001ced0:00001001ced0_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +15085 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00274007 +15085 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_03000000 +15085 clk cpu0 R SP_EL2 000000000383C2C0 +15085 clk cpu0 R X0 0000000000274007 +15085 clk cpu0 R X1 0000000003000000 +15086 clk cpu0 IT (15050) 0001ced4:00001001ced4_NS 540003a1 O EL2h_n : B.NE 0x1cf48 +15087 clk cpu0 IT (15051) 0001cf48:00001001cf48_NS a9bf0fe2 O EL2h_n : STP x2,x3,[sp,#-0x10]! +15087 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +15087 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_00000138 +15087 clk cpu0 R SP_EL2 000000000383C2B0 +15088 clk cpu0 IT (15052) 0001cf4c:00001001cf4c_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +15088 clk cpu0 MW8 0383c2a0:00001083c2a0_NS ffffffff_fe00000f +15088 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_00035960 +15088 clk cpu0 R SP_EL2 000000000383C2A0 +15089 clk cpu0 IT (15053) 0001cf50:00001001cf50_NS 530e3803 O EL2h_n : UBFIZ w3,w0,#18,#15 +15089 clk cpu0 R X3 0000000000000001 +15090 clk cpu0 IT (15054) 0001cf54:00001001cf54_NS f100047f O EL2h_n : CMP x3,#1 +15090 clk cpu0 R cpsr 620003c9 +15091 clk cpu0 IT (15055) 0001cf58:00001001cf58_NS 540000c0 O EL2h_n : B.EQ 0x1cf70 +15092 clk cpu0 IT (15056) 0001cf70:00001001cf70_NS 5801e582 O EL2h_n : LDR x2,0x20c20 +15092 clk cpu0 MR8 00020c20:000010020c20_NS 00000000_0001d590 +15092 clk cpu0 R X2 000000000001D590 +15093 clk cpu0 IT (15057) 0001cf74:00001001cf74_NS 53107c03 O EL2h_n : LSR w3,w0,#16 +15093 clk cpu0 R X3 0000000000000027 +15094 clk cpu0 IT (15058) 0001cf78:00001001cf78_NS 12003c63 O EL2h_n : AND w3,w3,#0xffff +15094 clk cpu0 R X3 0000000000000027 +15095 clk cpu0 IT (15059) 0001cf7c:00001001cf7c_NS d37df063 O EL2h_n : LSL x3,x3,#3 +15095 clk cpu0 R X3 0000000000000138 +15096 clk cpu0 IT (15060) 0001cf80:00001001cf80_NS 8b030042 O EL2h_n : ADD x2,x2,x3 +15096 clk cpu0 R X2 000000000001D6C8 +15097 clk cpu0 IT (15061) 0001cf84:00001001cf84_NS f9400044 O EL2h_n : LDR x4,[x2,#0] +15097 clk cpu0 MR8 0001d6c8:00001001d6c8_NS 00000000_0001eacc +15097 clk cpu0 R X4 000000000001EACC +15098 clk cpu0 IT (15062) 0001cf88:00001001cf88_NS d63f0080 O EL2h_n : BLR x4 +15098 clk cpu0 R cpsr 62000bc9 +15098 clk cpu0 R X30 000000000001CF8C +15099 clk cpu0 IT (15063) 0001eacc:00001001eacc_NS d53c1122 O EL2h_n : MRS x2,MDCR_EL2 +15099 clk cpu0 R cpsr 620003c9 +15099 clk cpu0 R X2 0000000003000008 +15100 clk cpu0 IT (15064) 0001ead0:00001001ead0_NS 8a080021 O EL2h_n : AND x1,x1,x8 +15100 clk cpu0 R X1 0000000003000000 +15101 clk cpu0 IT (15065) 0001ead4:00001001ead4_NS 8a280042 O EL2h_n : BIC x2,x2,x8 +15101 clk cpu0 R X2 0000000000000008 +15102 clk cpu0 IT (15066) 0001ead8:00001001ead8_NS aa020021 O EL2h_n : ORR x1,x1,x2 +15102 clk cpu0 R X1 0000000003000008 +15103 clk cpu0 IT (15067) 0001eadc:00001001eadc_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +15103 clk cpu0 MW8 0383c290:00001083c290_NS ffffffff_fe00000f +15103 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_0001cf8c +15103 clk cpu0 R SP_EL2 000000000383C290 +15104 clk cpu0 IT (15068) 0001eae0:00001001eae0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +15104 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_00274007 +15104 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_03000008 +15104 clk cpu0 R SP_EL2 000000000383C280 +15105 clk cpu0 IT (15069) 0001eae4:00001001eae4_NS d503201f O EL2h_n : NOP +15106 clk cpu0 IT (15070) 0001eae8:00001001eae8_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +15106 clk cpu0 MR8 0383c280:00001083c280_NS 00000000_00274007 +15106 clk cpu0 MR8 0383c288:00001083c288_NS 00000000_03000008 +15106 clk cpu0 R SP_EL2 000000000383C290 +15106 clk cpu0 R X0 0000000000274007 +15106 clk cpu0 R X1 0000000003000008 +15107 clk cpu0 IT (15071) 0001eaec:00001001eaec_NS d51c1121 O EL2h_n : MSR MDCR_EL2,x1 +15107 clk cpu0 R MDCR_EL2 00000000:03000008 +15108 clk cpu0 IT (15072) 0001eaf0:00001001eaf0_NS d5033fdf O EL2h_n : ISB +15108 clk cpu0 R PMBIDR_EL1 00000030 +15108 clk cpu0 R TRBIDR_EL1 000000000000002b +15109 clk cpu0 IT (15073) 0001eaf4:00001001eaf4_NS d503201f O EL2h_n : NOP +15110 clk cpu0 IT (15074) 0001eaf8:00001001eaf8_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +15110 clk cpu0 MR8 0383c290:00001083c290_NS ffffffff_fe00000f +15110 clk cpu0 MR8 0383c298:00001083c298_NS 00000000_0001cf8c +15110 clk cpu0 R SP_EL2 000000000383C2A0 +15110 clk cpu0 R X29 FFFFFFFFFE00000F +15110 clk cpu0 R X30 000000000001CF8C +15111 clk cpu0 IT (15075) 0001eafc:00001001eafc_NS d65f03c0 O EL2h_n : RET +15112 clk cpu0 IT (15076) 0001cf8c:00001001cf8c_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +15112 clk cpu0 MR8 0383c2a0:00001083c2a0_NS ffffffff_fe00000f +15112 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_00035960 +15112 clk cpu0 R SP_EL2 000000000383C2B0 +15112 clk cpu0 R X29 FFFFFFFFFE00000F +15112 clk cpu0 R X30 0000000000035960 +15113 clk cpu0 IT (15077) 0001cf90:00001001cf90_NS a8c10fe2 O EL2h_n : LDP x2,x3,[sp],#0x10 +15113 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +15113 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_00000138 +15113 clk cpu0 R SP_EL2 000000000383C2C0 +15113 clk cpu0 R X2 0000000000035FC8 +15113 clk cpu0 R X3 0000000000000138 +15114 clk cpu0 IT (15078) 0001cf94:00001001cf94_NS a8c117e4 O EL2h_n : LDP x4,x5,[sp],#0x10 +15114 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00000004 +15114 clk cpu0 MR8 0383c2c8:00001083c2c8_NS 00000000_00000000 +15114 clk cpu0 R SP_EL2 000000000383C2D0 +15114 clk cpu0 R X4 0000000000000004 +15114 clk cpu0 R X5 0000000000000000 +15115 clk cpu0 IT (15079) 0001cf98:00001001cf98_NS 1400000b O EL2h_n : B 0x1cfc4 +15116 clk cpu0 IT (15080) 0001cfc4:00001001cfc4_NS aa0003e2 O EL2h_n : MOV x2,x0 +15116 clk cpu0 R X2 0000000000274007 +15117 clk cpu0 IT (15081) 0001cfc8:00001001cfc8_NS aa0003e3 O EL2h_n : MOV x3,x0 +15117 clk cpu0 R X3 0000000000274007 +15118 clk cpu0 IT (15082) 0001cfcc:00001001cfcc_NS d34f3c42 O EL2h_n : UBFIZ x2,x2,#49,#16 +15118 clk cpu0 R X2 0000000000000000 +15119 clk cpu0 IT (15083) 0001cfd0:00001001cfd0_NS f100045f O EL2h_n : CMP x2,#1 +15119 clk cpu0 R cpsr 820003c9 +15120 clk cpu0 IT (15084) 0001cfd4:00001001cfd4_NS 540003e1 O EL2h_n : B.NE 0x1d050 +15121 clk cpu0 IT (15085) 0001d050:00001001d050_NS d69f03e0 O EL2h_n : ERET +15121 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +15121 clk cpu0 R cpsr 620003c5 +15121 clk cpu0 R PMBIDR_EL1 00000030 +15121 clk cpu0 R TRBIDR_EL1 000000000000002b +15121 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +15121 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +15122 clk cpu0 IT (15086) 000380f8:0000100380f8_NS 1400000f O EL1h_n : B 0x38134 +15122 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0008 INVAL 0x000010094100 +15122 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0008 ALLOC 0x000010038100_NS +15123 clk cpu0 IT (15087) 00038134:000010038134_NS d65f03c0 O EL1h_n : RET +15124 clk cpu0 IT (15088) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15124 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +15124 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000115cc +15124 clk cpu0 R SP_EL1 0000000003700550 +15124 clk cpu0 R X29 FFFFFFFFFE00000F +15124 clk cpu0 R X30 00000000000115CC +15125 clk cpu0 IT (15089) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +15125 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +15125 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +15125 clk cpu0 R SP_EL1 0000000003700560 +15125 clk cpu0 R X2 0000000000000000 +15125 clk cpu0 R X3 0000000000000001 +15126 clk cpu0 IT (15090) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +15126 clk cpu0 MR8 03700560:000000f00560_NS 00000000_90000000 +15126 clk cpu0 MR8 03700568:000000f00568_NS 03ff8000_03ff8000 +15126 clk cpu0 R SP_EL1 0000000003700570 +15126 clk cpu0 R X6 0000000090000000 +15126 clk cpu0 R X7 03FF800003FF8000 +15127 clk cpu0 IT (15091) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +15127 clk cpu0 MR8 03700570:000000f00570_NS 00000000_030293f0 +15127 clk cpu0 MR8 03700578:000000f00578_NS f800f800_f800f800 +15127 clk cpu0 R SP_EL1 0000000003700580 +15127 clk cpu0 R X4 00000000030293F0 +15127 clk cpu0 R X5 F800F800F800F800 +15128 clk cpu0 IT (15092) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +15129 clk cpu0 IT (15093) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +15129 clk cpu0 R cpsr 820003c5 +15129 clk cpu0 R PMBIDR_EL1 00000030 +15129 clk cpu0 R TRBIDR_EL1 000000000000002b +15130 clk cpu0 IT (15094) 000a70f4:0000100a70f4_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +15130 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +15130 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +15130 clk cpu0 R SP_EL1 0000000003700590 +15130 clk cpu0 R X8 0000000000000003 +15130 clk cpu0 R X9 0000000000000018 +15131 clk cpu0 IT (15095) 000a70f8:0000100a70f8_NS d65f03c0 O EL1h_n : RET +15132 clk cpu0 IT (15096) 000115cc:0000100115cc_NS f94043fe O EL1h_n : LDR x30,[sp,#0x80] +15132 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00010898 +15132 clk cpu0 R X30 0000000000010898 +15133 clk cpu0 IT (15097) 000115d0:0000100115d0_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +15133 clk cpu0 R SP_EL1 0000000003700620 +15134 clk cpu0 IT (15098) 000115d4:0000100115d4_NS d65f03c0 O EL1h_n : RET +15135 clk cpu0 IT (15099) 00010898:000010010898_NS f94043e9 O EL1h_n : LDR x9,[sp,#0x80] +15135 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +15135 clk cpu0 R X9 0000000003008530 +15136 clk cpu0 IT (15100) 0001089c:00001001089c_NS f940012a O EL1h_n : LDR x10,[x9,#0] +15136 clk cpu0 MR8 03008530:000000808530_NS 00000000_23000010 +15136 clk cpu0 R X10 0000000023000010 +15137 clk cpu0 IT (15101) 000108a0:0000100108a0_NS f9403fec O EL1h_n : LDR x12,[sp,#0x78] +15137 clk cpu0 MR8 03700698:000000f00698_NS 00000000_00000000 +15137 clk cpu0 R X12 0000000000000000 +15138 clk cpu0 IT (15102) 000108a4:0000100108a4_NS eb0c015f O EL1h_n : CMP x10,x12 +15138 clk cpu0 R cpsr 220003c5 +15139 clk cpu0 IT (15103) 000108a8:0000100108a8_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +15139 clk cpu0 R X8 0000000000000000 +15140 clk cpu0 IS (15104) 000108ac:0000100108ac_NS 37000048 O EL1h_n : TBNZ w8,#0,0x108b4 +15141 clk cpu0 IT (15105) 000108b0:0000100108b0_NS 14000006 O EL1h_n : B 0x108c8 +15142 clk cpu0 IT (15106) 000108c8:0000100108c8_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +15142 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +15142 clk cpu0 R X3 0000000000000000 +15143 clk cpu0 IT (15107) 000108cc:0000100108cc_NS 52803d80 O EL1h_n : MOV w0,#0x1ec +15143 clk cpu0 R X0 00000000000001EC +15144 clk cpu0 IT (15108) 000108d0:0000100108d0_NS 52800021 O EL1h_n : MOV w1,#1 +15144 clk cpu0 R X1 0000000000000001 +15145 clk cpu0 IT (15109) 000108d4:0000100108d4_NS 52800068 O EL1h_n : MOV w8,#3 +15145 clk cpu0 R X8 0000000000000003 +15146 clk cpu0 IT (15110) 000108d8:0000100108d8_NS 2a0803e2 O EL1h_n : MOV w2,w8 +15146 clk cpu0 R X2 0000000000000003 +15147 clk cpu0 IT (15111) 000108dc:0000100108dc_NS b90067e8 O EL1h_n : STR w8,[sp,#0x64] +15147 clk cpu0 MW4 03700684:000000f00684_NS 00000003 +15148 clk cpu0 IT (15112) 000108e0:0000100108e0_NS 94022b85 O EL1h_n : BL 0x9b6f4 +15148 clk cpu0 R X30 00000000000108E4 +15149 clk cpu0 IT (15113) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +15149 clk cpu0 MW8 03700600:000000f00600_NS ff83ff83_ff83ff83 +15149 clk cpu0 R SP_EL1 0000000003700600 +15150 clk cpu0 IT (15114) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +15150 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +15150 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000108e4 +15151 clk cpu0 IT (15115) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +15151 clk cpu0 R cpsr 220003c5 +15152 clk cpu0 IT (15116) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +15152 clk cpu0 R X19 00000000000001EC +15153 clk cpu0 IS (15117) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +15154 clk cpu0 IT (15118) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +15154 clk cpu0 R cpsr 620003c5 +15155 clk cpu0 IT (15119) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +15156 clk cpu0 IT (15120) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +15156 clk cpu0 R X1 00000000000001EC +15157 clk cpu0 IT (15121) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +15157 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +15157 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000108e4 +15157 clk cpu0 R X19 00000000062160A2 +15157 clk cpu0 R X30 00000000000108E4 +15158 clk cpu0 IT (15122) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +15158 clk cpu0 R X0 0000000000000001 +15159 clk cpu0 IT (15123) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +15159 clk cpu0 MR8 03700600:000000f00600_NS ff83ff83_ff83ff83 +15159 clk cpu0 R SP_EL1 0000000003700620 +15159 clk cpu0 R X20 FF83FF83FF83FF83 +15160 clk cpu0 IT (15124) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +15161 clk cpu0 IT (15125) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15161 clk cpu0 MW8 03700610:000000f00610_NS ffffffff_fe00000f +15161 clk cpu0 MW8 03700618:000000f00618_NS 00000000_000108e4 +15161 clk cpu0 R SP_EL1 0000000003700610 +15162 clk cpu0 IT (15126) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +15162 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +15162 clk cpu0 R cpsr 620003c5 +15162 clk cpu0 R PMBIDR_EL1 00000030 +15162 clk cpu0 R ESR_EL1 56000005 +15162 clk cpu0 R SPSR_EL1 620003c5 +15162 clk cpu0 R TRBIDR_EL1 000000000000002b +15162 clk cpu0 R ELR_EL1 000000000009ef50 +15163 clk cpu0 IT (15127) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +15164 clk cpu0 IT (15128) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +15164 clk cpu0 R SP_EL1 0000000003700510 +15165 clk cpu0 IT (15129) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +15165 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +15165 clk cpu0 MW8 03700518:000000f00518_NS 00000000_000001ec +15166 clk cpu0 IT (15130) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +15166 clk cpu0 R X0 0000000056000005 +15167 clk cpu0 IT (15131) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +15167 clk cpu0 R X1 0000000000000015 +15168 clk cpu0 IT (15132) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +15168 clk cpu0 R cpsr 620003c5 +15169 clk cpu0 IT (15133) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +15170 clk cpu0 IT (15134) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +15170 clk cpu0 R X1 0000000000000005 +15171 clk cpu0 IT (15135) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +15171 clk cpu0 R cpsr 620003c5 +15172 clk cpu0 IS (15136) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +15173 clk cpu0 IT (15137) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +15173 clk cpu0 R cpsr 820003c5 +15174 clk cpu0 IS (15138) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +15175 clk cpu0 IT (15139) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +15175 clk cpu0 R cpsr 820003c5 +15176 clk cpu0 IS (15140) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +15177 clk cpu0 IT (15141) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +15177 clk cpu0 R cpsr 820003c5 +15178 clk cpu0 IS (15142) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +15179 clk cpu0 IT (15143) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +15179 clk cpu0 R cpsr 820003c5 +15180 clk cpu0 IS (15144) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +15181 clk cpu0 IT (15145) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +15181 clk cpu0 R cpsr 820003c5 +15182 clk cpu0 IS (15146) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +15183 clk cpu0 IT (15147) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +15183 clk cpu0 R cpsr 820003c5 +15184 clk cpu0 IS (15148) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +15185 clk cpu0 IT (15149) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +15185 clk cpu0 R cpsr 620003c5 +15186 clk cpu0 IT (15150) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +15187 clk cpu0 IT (15151) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +15187 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +15187 clk cpu0 MR8 03700518:000000f00518_NS 00000000_000001ec +15187 clk cpu0 R X0 0000000000000001 +15187 clk cpu0 R X1 00000000000001EC +15188 clk cpu0 IT (15152) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +15188 clk cpu0 R SP_EL1 0000000003700610 +15189 clk cpu0 IT (15153) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +15189 clk cpu0 R X0 00000000000001EC +15190 clk cpu0 IT (15154) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15190 clk cpu0 MW8 03700600:000000f00600_NS ffffffff_fe00000f +15190 clk cpu0 MW8 03700608:000000f00608_NS 00000000_000108e4 +15190 clk cpu0 R SP_EL1 0000000003700600 +15191 clk cpu0 IT (15155) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +15191 clk cpu0 R X30 00000000000381B4 +15192 clk cpu0 IT (15156) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +15192 clk cpu0 R X9 0000000003003000 +15193 clk cpu0 IT (15157) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +15193 clk cpu0 R X8 000000000000007B +15194 clk cpu0 IT (15158) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +15194 clk cpu0 R X9 00000000030039C8 +15195 clk cpu0 IT (15159) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +15195 clk cpu0 MR8 03003da0:000000803da0_NS 00000000_0009f790 +15195 clk cpu0 R X0 000000000009F790 +15196 clk cpu0 IT (15160) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +15196 clk cpu0 R cpsr 620007c5 +15197 clk cpu0 IT (15161) 0009f790:00001009f790_NS d5310be0 O EL1h_n : MRS x0,TRCIDR3 +15197 clk cpu0 R cpsr 620003c5 +15197 clk cpu0 R X0 000000000D7F0004 +15198 clk cpu0 IT (15162) 0009f794:00001009f794_NS d65f03c0 O EL1h_n : RET +15199 clk cpu0 IT (15163) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15199 clk cpu0 MR8 03700600:000000f00600_NS ffffffff_fe00000f +15199 clk cpu0 MR8 03700608:000000f00608_NS 00000000_000108e4 +15199 clk cpu0 R SP_EL1 0000000003700610 +15199 clk cpu0 R X29 FFFFFFFFFE00000F +15199 clk cpu0 R X30 00000000000108E4 +15200 clk cpu0 IT (15164) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +15200 clk cpu0 R cpsr 620003c5 +15200 clk cpu0 R PMBIDR_EL1 00000030 +15200 clk cpu0 R TRBIDR_EL1 000000000000002b +15201 clk cpu0 IT (15165) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15201 clk cpu0 MR8 03700610:000000f00610_NS ffffffff_fe00000f +15201 clk cpu0 MR8 03700618:000000f00618_NS 00000000_000108e4 +15201 clk cpu0 R SP_EL1 0000000003700620 +15201 clk cpu0 R X29 FFFFFFFFFE00000F +15201 clk cpu0 R X30 00000000000108E4 +15202 clk cpu0 IT (15166) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +15203 clk cpu0 IT (15167) 000108e4:0000100108e4_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +15203 clk cpu0 MW4 037007b8:000000f007b8_NS 0d7f0004 +15204 clk cpu0 IT (15168) 000108e8:0000100108e8_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +15204 clk cpu0 MR4 037007b8:000000f007b8_NS 0d7f0004 +15204 clk cpu0 R X8 000000000D7F0004 +15205 clk cpu0 IT (15169) 000108ec:0000100108ec_NS 52ae0009 O EL1h_n : MOV w9,#0x70000000 +15205 clk cpu0 R X9 0000000070000000 +15206 clk cpu0 IT (15170) 000108f0:0000100108f0_NS 0a090108 O EL1h_n : AND w8,w8,w9 +15206 clk cpu0 R X8 0000000000000000 +15207 clk cpu0 IT (15171) 000108f4:0000100108f4_NS 52800389 O EL1h_n : MOV w9,#0x1c +15207 clk cpu0 R X9 000000000000001C +15208 clk cpu0 IT (15172) 000108f8:0000100108f8_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +15208 clk cpu0 R X8 0000000000000000 +15209 clk cpu0 IT (15173) 000108fc:0000100108fc_NS b90197e8 O EL1h_n : STR w8,[sp,#0x194] +15209 clk cpu0 MW4 037007b4:000000f007b4_NS 00000000 +15210 clk cpu0 IT (15174) 00010900:000010010900_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +15210 clk cpu0 MR4 037007b8:000000f007b8_NS 0d7f0004 +15210 clk cpu0 R X8 000000000D7F0004 +15211 clk cpu0 IT (15175) 00010904:000010010904_NS 52860009 O EL1h_n : MOV w9,#0x3000 +15211 clk cpu0 R X9 0000000000003000 +15212 clk cpu0 IT (15176) 00010908:000010010908_NS 0a090108 O EL1h_n : AND w8,w8,w9 +15212 clk cpu0 R X8 0000000000000000 +15213 clk cpu0 IT (15177) 0001090c:00001001090c_NS 52800189 O EL1h_n : MOV w9,#0xc +15213 clk cpu0 R X9 000000000000000C +15214 clk cpu0 IT (15178) 00010910:000010010910_NS 1ac92908 O EL1h_n : ASR w8,w8,w9 +15214 clk cpu0 R X8 0000000000000000 +15215 clk cpu0 IT (15179) 00010914:000010010914_NS b90193e8 O EL1h_n : STR w8,[sp,#0x190] +15215 clk cpu0 MW4 037007b0:000000f007b0_NS 00000000 +15216 clk cpu0 IT (15180) 00010918:000010010918_NS b94197e8 O EL1h_n : LDR w8,[sp,#0x194] +15216 clk cpu0 MR4 037007b4:000000f007b4_NS 00000000 +15216 clk cpu0 R X8 0000000000000000 +15217 clk cpu0 IT (15181) 0001091c:00001001091c_NS b94193e9 O EL1h_n : LDR w9,[sp,#0x190] +15217 clk cpu0 MR4 037007b0:000000f007b0_NS 00000000 +15217 clk cpu0 R X9 0000000000000000 +15218 clk cpu0 IT (15182) 00010920:000010010920_NS b94067ea O EL1h_n : LDR w10,[sp,#0x64] +15218 clk cpu0 MR4 03700684:000000f00684_NS 00000003 +15218 clk cpu0 R X10 0000000000000003 +15219 clk cpu0 IT (15183) 00010924:000010010924_NS 1aca2129 O EL1h_n : LSL w9,w9,w10 +15219 clk cpu0 R X9 0000000000000000 +15220 clk cpu0 IT (15184) 00010928:000010010928_NS 2a090108 O EL1h_n : ORR w8,w8,w9 +15220 clk cpu0 R X8 0000000000000000 +15221 clk cpu0 IT (15185) 0001092c:00001001092c_NS b9018fe8 O EL1h_n : STR w8,[sp,#0x18c] +15221 clk cpu0 MW4 037007ac:000000f007ac_NS 00000000 +15222 clk cpu0 IT (15186) 00010930:000010010930_NS f94063eb O EL1h_n : LDR x11,[sp,#0xc0] +15222 clk cpu0 MR8 037006e0:000000f006e0_NS 00000000_038007bc +15222 clk cpu0 R X11 00000000038007BC +15223 clk cpu0 IT (15187) 00010934:000010010934_NS b9400168 O EL1h_n : LDR w8,[x11,#0] +15223 clk cpu0 MR4 038007bc:0000108007bc_NS 00000002 +15223 clk cpu0 R X8 0000000000000002 +15224 clk cpu0 IT (15188) 00010938:000010010938_NS 7100051f O EL1h_n : CMP w8,#1 +15224 clk cpu0 R cpsr 220003c5 +15225 clk cpu0 IT (15189) 0001093c:00001001093c_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +15225 clk cpu0 R X8 0000000000000000 +15226 clk cpu0 IS (15190) 00010940:000010010940_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10948 +15227 clk cpu0 IT (15191) 00010944:000010010944_NS 1400019a O EL1h_n : B 0x10fac +15228 clk cpu0 IT (15192) 00010fac:000010010fac_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +15228 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +15228 clk cpu0 R X8 0000000000000001 +15229 clk cpu0 IT (15193) 00010fb0:000010010fb0_NS 7100051f O EL1h_n : CMP w8,#1 +15229 clk cpu0 R cpsr 620003c5 +15230 clk cpu0 IT (15194) 00010fb4:000010010fb4_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +15230 clk cpu0 R X8 0000000000000000 +15231 clk cpu0 IS (15195) 00010fb8:000010010fb8_NS 37000048 O EL1h_n : TBNZ w8,#0,0x10fc0 +15232 clk cpu0 IT (15196) 00010fbc:000010010fbc_NS 14000010 O EL1h_n : B 0x10ffc +15232 clk cpu0 CACHE cpu.cpu0.l1icache LINE 007f ALLOC 0x000010010fc0_NS +15232 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 03f0 ALLOC 0x000010010fc0_NS +15233 clk cpu0 IT (15197) 00010ffc:000010010ffc_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +15233 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +15233 clk cpu0 R X8 0000000000000001 +15233 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0080 ALLOC 0x000010011000_NS +15233 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0400 ALLOC 0x000010011000_NS +15234 clk cpu0 IT (15198) 00011000:000010011000_NS 7100051f O EL1h_n : CMP w8,#1 +15234 clk cpu0 R cpsr 620003c5 +15235 clk cpu0 IT (15199) 00011004:000010011004_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +15235 clk cpu0 R X8 0000000000000000 +15236 clk cpu0 IS (15200) 00011008:000010011008_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11010 +15237 clk cpu0 IT (15201) 0001100c:00001001100c_NS 14000008 O EL1h_n : B 0x1102c +15238 clk cpu0 IT (15202) 0001102c:00001001102c_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +15238 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +15238 clk cpu0 R X8 0000000000000001 +15239 clk cpu0 IT (15203) 00011030:000010011030_NS 7100051f O EL1h_n : CMP w8,#1 +15239 clk cpu0 R cpsr 620003c5 +15240 clk cpu0 IT (15204) 00011034:000010011034_NS 1a9f17e8 O EL1h_n : CSET w8,EQ +15240 clk cpu0 R X8 0000000000000001 +15241 clk cpu0 IT (15205) 00011038:000010011038_NS 37000088 O EL1h_n : TBNZ w8,#0,0x11048 +15241 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0083 ALLOC 0x000010011040_NS +15241 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0410 ALLOC 0x000010011040_NS +15242 clk cpu0 IT (15206) 00011048:000010011048_NS 52800028 O EL1h_n : MOV w8,#1 +15242 clk cpu0 R X8 0000000000000001 +15243 clk cpu0 IT (15207) 0001104c:00001001104c_NS 2a0803e0 O EL1h_n : MOV w0,w8 +15243 clk cpu0 R X0 0000000000000001 +15244 clk cpu0 IT (15208) 00011050:000010011050_NS f00001c1 O EL1h_n : ADRP x1,0x4c050 +15244 clk cpu0 R X1 000000000004C000 +15245 clk cpu0 IT (15209) 00011054:000010011054_NS 9132a821 O EL1h_n : ADD x1,x1,#0xcaa +15245 clk cpu0 R X1 000000000004CCAA +15246 clk cpu0 IT (15210) 00011058:000010011058_NS b90013e8 O EL1h_n : STR w8,[sp,#0x10] +15246 clk cpu0 MW4 03700630:000000f00630_NS 00000001 +15247 clk cpu0 IT (15211) 0001105c:00001001105c_NS 94022d1c O EL1h_n : BL 0x9c4cc +15247 clk cpu0 R X30 0000000000011060 +15248 clk cpu0 IT (15212) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +15248 clk cpu0 R SP_EL1 0000000003700590 +15249 clk cpu0 IT (15213) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +15249 clk cpu0 R X8 0000000006216000 +15250 clk cpu0 IT (15214) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +15250 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +15250 clk cpu0 R X8 0000000000000003 +15251 clk cpu0 IT (15215) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +15251 clk cpu0 MW8 03700600:000000f00600_NS 00000000_02f00028 +15251 clk cpu0 MW8 03700608:000000f00608_NS ff83ff83_ff83ff83 +15252 clk cpu0 IT (15216) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +15252 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +15252 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011060 +15253 clk cpu0 IT (15217) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +15253 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000003 +15253 clk cpu0 MW8 03700598:000000f00598_NS 00000000_00000000 +15254 clk cpu0 IT (15218) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +15254 clk cpu0 R cpsr 220003c5 +15255 clk cpu0 IT (15219) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +15255 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_030293f0 +15255 clk cpu0 MW8 037005a8:000000f005a8_NS f800f800_f800f800 +15256 clk cpu0 IT (15220) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +15256 clk cpu0 MW8 037005b0:000000f005b0_NS 00000000_90000000 +15256 clk cpu0 MW8 037005b8:000000f005b8_NS 03ff8000_03ff8000 +15257 clk cpu0 IT (15221) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +15257 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000000 +15257 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +15258 clk cpu0 IT (15222) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +15258 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000000 +15258 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000000 +15259 clk cpu0 IS (15223) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +15260 clk cpu0 IT (15224) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +15260 clk cpu0 R X20 0000000003008000 +15261 clk cpu0 IT (15225) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +15261 clk cpu0 R X20 0000000003008528 +15262 clk cpu0 IT (15226) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +15262 clk cpu0 R X0 0000000003008528 +15263 clk cpu0 IT (15227) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +15263 clk cpu0 R X19 000000000004CCAA +15264 clk cpu0 IT (15228) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +15264 clk cpu0 R X30 000000000009C510 +15265 clk cpu0 IT (15229) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +15265 clk cpu0 R X8 0000000006216000 +15266 clk cpu0 IT (15230) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +15266 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +15266 clk cpu0 R X8 0000000000000001 +15267 clk cpu0 IT (15231) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +15267 clk cpu0 R cpsr 820003c5 +15268 clk cpu0 IT (15232) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +15269 clk cpu0 IT (15233) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +15270 clk cpu0 IT (15234) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +15270 clk cpu0 R X9 0000000003700590 +15271 clk cpu0 IT (15235) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +15271 clk cpu0 R X8 00000000FFFFFFD0 +15272 clk cpu0 IT (15236) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +15272 clk cpu0 R X10 0000000003700620 +15273 clk cpu0 IT (15237) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +15273 clk cpu0 R X9 00000000037005C0 +15274 clk cpu0 IT (15238) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +15274 clk cpu0 R X0 0000000000000000 +15275 clk cpu0 IT (15239) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +15275 clk cpu0 R X1 0000000000000000 +15276 clk cpu0 IT (15240) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +15276 clk cpu0 R X2 0000000000000000 +15277 clk cpu0 IT (15241) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +15277 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_ffffffd0 +15278 clk cpu0 IT (15242) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +15278 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_03700620 +15278 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_037005c0 +15279 clk cpu0 IT (15243) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +15280 clk cpu0 IT (15244) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +15280 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_037005c0 +15280 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +15280 clk cpu0 R X8 0000000000000000 +15280 clk cpu0 R X10 00000000037005C0 +15281 clk cpu0 IT (15245) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +15281 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_03700620 +15281 clk cpu0 R X9 0000000003700620 +15282 clk cpu0 IT (15246) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +15282 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_ffffffd0 +15282 clk cpu0 R X11 00000000FFFFFFD0 +15283 clk cpu0 IT (15247) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +15283 clk cpu0 R X21 0000000000000000 +15284 clk cpu0 IT (15248) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +15284 clk cpu0 R X1 00000000037005C0 +15285 clk cpu0 IT (15249) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +15285 clk cpu0 R X0 000000000004CCAA +15286 clk cpu0 IT (15250) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +15286 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_037005c0 +15286 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_00000000 +15287 clk cpu0 IT (15251) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +15287 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_03700620 +15288 clk cpu0 IT (15252) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +15288 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_ffffffd0 +15289 clk cpu0 IT (15253) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +15289 clk cpu0 R X30 000000000009C560 +15290 clk cpu0 IT (15254) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +15290 clk cpu0 R SP_EL1 00000000037004F0 +15291 clk cpu0 IT (15255) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +15291 clk cpu0 MW8 03700580:000000f00580_NS 00000000_0004ccaa +15291 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0009c560 +15292 clk cpu0 IT (15256) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +15292 clk cpu0 R X19 00000000037005C0 +15293 clk cpu0 IT (15257) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +15293 clk cpu0 R X1 000000000004C000 +15294 clk cpu0 IT (15258) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +15294 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00000000 +15294 clk cpu0 MW8 03700578:000000f00578_NS 00000000_03008528 +15295 clk cpu0 IT (15259) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +15295 clk cpu0 R X20 000000000004CCAA +15296 clk cpu0 IT (15260) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +15296 clk cpu0 R X1 000000000004C00B +15297 clk cpu0 IT (15261) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +15297 clk cpu0 R X0 00000000037004F4 +15298 clk cpu0 IT (15262) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +15298 clk cpu0 R X2 000000000000003B +15299 clk cpu0 IT (15263) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +15299 clk cpu0 MW8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +15300 clk cpu0 IT (15264) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +15300 clk cpu0 MW8 03700540:000000f00540_NS 00010001_00010001 +15300 clk cpu0 MW8 03700548:000000f00548_NS ffe000ff_ffe000ff +15301 clk cpu0 IT (15265) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +15301 clk cpu0 MW8 03700550:000000f00550_NS 00000000_0000003c +15301 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00007c00 +15302 clk cpu0 IT (15266) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +15302 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00000000 +15302 clk cpu0 MW8 03700568:000000f00568_NS 00000000_90000000 +15303 clk cpu0 IT (15267) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +15303 clk cpu0 R X30 0000000000092B80 +15304 clk cpu0 IT (15268) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +15304 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_037005c0 +15304 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_00092b80 +15304 clk cpu0 R SP_EL1 00000000037004E0 +15305 clk cpu0 IT (15269) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +15305 clk cpu0 R X19 00000000037004F4 +15306 clk cpu0 IT (15270) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +15306 clk cpu0 R X30 00000000000104DC +15307 clk cpu0 IT (15271) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +15307 clk cpu0 R cpsr 220003c5 +15308 clk cpu0 IS (15272) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +15309 clk cpu0 IT (15273) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +15309 clk cpu0 R cpsr 420003c5 +15310 clk cpu0 IT (15274) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +15311 clk cpu0 IT (15275) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +15311 clk cpu0 R cpsr 020003c5 +15311 clk cpu0 R X10 0000000000000003 +15312 clk cpu0 IS (15276) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +15313 clk cpu0 IT (15277) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +15313 clk cpu0 R X9 0000000000000020 +15314 clk cpu0 IT (15278) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +15314 clk cpu0 R X8 000000000004C008 +15315 clk cpu0 IT (15279) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +15315 clk cpu0 R cpsr 220003c5 +15316 clk cpu0 IT (15280) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +15316 clk cpu0 R X9 0000000000000008 +15317 clk cpu0 IS (15281) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +15318 clk cpu0 IT (15282) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +15318 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +15318 clk cpu0 R X12 000000000A00000A +15319 clk cpu0 IT (15283) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +15319 clk cpu0 R X10 0000000000000018 +15320 clk cpu0 IT (15284) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +15320 clk cpu0 R X11 000000000000003B +15321 clk cpu0 IT (15285) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15321 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +15321 clk cpu0 R X8 000000000004C00C +15321 clk cpu0 R X13 000000006F727245 +15322 clk cpu0 IT (15286) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15322 clk cpu0 R X12 000000000000000A +15323 clk cpu0 IT (15287) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15323 clk cpu0 R X11 0000000000000037 +15324 clk cpu0 IT (15288) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15324 clk cpu0 R cpsr 220003c5 +15325 clk cpu0 IT (15289) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15325 clk cpu0 R X14 0000000072724500 +15326 clk cpu0 IT (15290) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15326 clk cpu0 R X12 000000007272450A +15327 clk cpu0 IT (15291) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15327 clk cpu0 MW4 037004f4:000000f004f4_NS 7272450a +15327 clk cpu0 R X0 00000000037004F8 +15328 clk cpu0 IT (15292) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15328 clk cpu0 R X12 000000006F727245 +15329 clk cpu0 IT (15293) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15330 clk cpu0 IT (15294) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15330 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +15330 clk cpu0 R X8 000000000004C010 +15330 clk cpu0 R X13 0000000049203A72 +15331 clk cpu0 IT (15295) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15331 clk cpu0 R X12 000000000000006F +15332 clk cpu0 IT (15296) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15332 clk cpu0 R X11 0000000000000033 +15333 clk cpu0 IT (15297) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15333 clk cpu0 R cpsr 220003c5 +15334 clk cpu0 IT (15298) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15334 clk cpu0 R X14 00000000203A7200 +15335 clk cpu0 IT (15299) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15335 clk cpu0 R X12 00000000203A726F +15336 clk cpu0 IT (15300) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15336 clk cpu0 MW4 037004f8:000000f004f8_NS 203a726f +15336 clk cpu0 R X0 00000000037004FC +15337 clk cpu0 IT (15301) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15337 clk cpu0 R X12 0000000049203A72 +15338 clk cpu0 IT (15302) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15339 clk cpu0 IT (15303) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15339 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +15339 clk cpu0 R X8 000000000004C014 +15339 clk cpu0 R X13 0000000067656C6C +15340 clk cpu0 IT (15304) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15340 clk cpu0 R X12 0000000000000049 +15341 clk cpu0 IT (15305) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15341 clk cpu0 R X11 000000000000002F +15342 clk cpu0 IT (15306) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15342 clk cpu0 R cpsr 220003c5 +15343 clk cpu0 IT (15307) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15343 clk cpu0 R X14 00000000656C6C00 +15344 clk cpu0 IT (15308) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15344 clk cpu0 R X12 00000000656C6C49 +15345 clk cpu0 IT (15309) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15345 clk cpu0 MW4 037004fc:000000f004fc_NS 656c6c49 +15345 clk cpu0 R X0 0000000003700500 +15346 clk cpu0 IT (15310) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15346 clk cpu0 R X12 0000000067656C6C +15347 clk cpu0 IT (15311) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15348 clk cpu0 IT (15312) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15348 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +15348 clk cpu0 R X8 000000000004C018 +15348 clk cpu0 R X13 0000000066206C61 +15349 clk cpu0 IT (15313) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15349 clk cpu0 R X12 0000000000000067 +15350 clk cpu0 IT (15314) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15350 clk cpu0 R X11 000000000000002B +15351 clk cpu0 IT (15315) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15351 clk cpu0 R cpsr 220003c5 +15352 clk cpu0 IT (15316) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15352 clk cpu0 R X14 00000000206C6100 +15353 clk cpu0 IT (15317) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15353 clk cpu0 R X12 00000000206C6167 +15354 clk cpu0 IT (15318) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15354 clk cpu0 MW4 03700500:000000f00500_NS 206c6167 +15354 clk cpu0 R X0 0000000003700504 +15355 clk cpu0 IT (15319) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15355 clk cpu0 R X12 0000000066206C61 +15356 clk cpu0 IT (15320) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15357 clk cpu0 IT (15321) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15357 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +15357 clk cpu0 R X8 000000000004C01C +15357 clk cpu0 R X13 00000000616D726F +15358 clk cpu0 IT (15322) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15358 clk cpu0 R X12 0000000000000066 +15359 clk cpu0 IT (15323) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15359 clk cpu0 R X11 0000000000000027 +15360 clk cpu0 IT (15324) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15360 clk cpu0 R cpsr 220003c5 +15361 clk cpu0 IT (15325) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15361 clk cpu0 R X14 000000006D726F00 +15362 clk cpu0 IT (15326) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15362 clk cpu0 R X12 000000006D726F66 +15363 clk cpu0 IT (15327) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15363 clk cpu0 MW4 03700504:000000f00504_NS 6d726f66 +15363 clk cpu0 R X0 0000000003700508 +15364 clk cpu0 IT (15328) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15364 clk cpu0 R X12 00000000616D726F +15365 clk cpu0 IT (15329) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15366 clk cpu0 IT (15330) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15366 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +15366 clk cpu0 R X8 000000000004C020 +15366 clk cpu0 R X13 0000000070732074 +15367 clk cpu0 IT (15331) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15367 clk cpu0 R X12 0000000000000061 +15368 clk cpu0 IT (15332) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15368 clk cpu0 R X11 0000000000000023 +15369 clk cpu0 IT (15333) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15369 clk cpu0 R cpsr 220003c5 +15370 clk cpu0 IT (15334) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15370 clk cpu0 R X14 0000000073207400 +15371 clk cpu0 IT (15335) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15371 clk cpu0 R X12 0000000073207461 +15372 clk cpu0 IT (15336) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15372 clk cpu0 MW4 03700508:000000f00508_NS 73207461 +15372 clk cpu0 R X0 000000000370050C +15373 clk cpu0 IT (15337) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15373 clk cpu0 R X12 0000000070732074 +15374 clk cpu0 IT (15338) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15375 clk cpu0 IT (15339) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15375 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +15375 clk cpu0 R X8 000000000004C024 +15375 clk cpu0 R X13 0000000066696365 +15376 clk cpu0 IT (15340) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15376 clk cpu0 R X12 0000000000000070 +15377 clk cpu0 IT (15341) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15377 clk cpu0 R X11 000000000000001F +15378 clk cpu0 IT (15342) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15378 clk cpu0 R cpsr 220003c5 +15379 clk cpu0 IT (15343) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15379 clk cpu0 R X14 0000000069636500 +15380 clk cpu0 IT (15344) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15380 clk cpu0 R X12 0000000069636570 +15381 clk cpu0 IT (15345) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15381 clk cpu0 MW4 0370050c:000000f0050c_NS 69636570 +15381 clk cpu0 R X0 0000000003700510 +15382 clk cpu0 IT (15346) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15382 clk cpu0 R X12 0000000066696365 +15383 clk cpu0 IT (15347) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15384 clk cpu0 IT (15348) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15384 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +15384 clk cpu0 R X8 000000000004C028 +15384 clk cpu0 R X13 0000000020726569 +15385 clk cpu0 IT (15349) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15385 clk cpu0 R X12 0000000000000066 +15386 clk cpu0 IT (15350) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15386 clk cpu0 R X11 000000000000001B +15387 clk cpu0 IT (15351) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15387 clk cpu0 R cpsr 220003c5 +15388 clk cpu0 IT (15352) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15388 clk cpu0 R X14 0000000072656900 +15389 clk cpu0 IT (15353) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15389 clk cpu0 R X12 0000000072656966 +15390 clk cpu0 IT (15354) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15390 clk cpu0 MW4 03700510:000000f00510_NS 72656966 +15390 clk cpu0 R X0 0000000003700514 +15391 clk cpu0 IT (15355) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15391 clk cpu0 R X12 0000000020726569 +15392 clk cpu0 IT (15356) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15393 clk cpu0 IT (15357) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15393 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +15393 clk cpu0 R X8 000000000004C02C +15393 clk cpu0 R X13 0000000064657375 +15394 clk cpu0 IT (15358) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15394 clk cpu0 R X12 0000000000000020 +15395 clk cpu0 IT (15359) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15395 clk cpu0 R X11 0000000000000017 +15396 clk cpu0 IT (15360) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15396 clk cpu0 R cpsr 220003c5 +15397 clk cpu0 IT (15361) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15397 clk cpu0 R X14 0000000065737500 +15398 clk cpu0 IT (15362) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15398 clk cpu0 R X12 0000000065737520 +15399 clk cpu0 IT (15363) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15399 clk cpu0 MW4 03700514:000000f00514_NS 65737520 +15399 clk cpu0 R X0 0000000003700518 +15400 clk cpu0 IT (15364) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15400 clk cpu0 R X12 0000000064657375 +15401 clk cpu0 IT (15365) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15402 clk cpu0 IT (15366) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15402 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +15402 clk cpu0 R X8 000000000004C030 +15402 clk cpu0 R X13 000000005F27203A +15403 clk cpu0 IT (15367) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15403 clk cpu0 R X12 0000000000000064 +15404 clk cpu0 IT (15368) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15404 clk cpu0 R X11 0000000000000013 +15405 clk cpu0 IT (15369) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15405 clk cpu0 R cpsr 220003c5 +15406 clk cpu0 IT (15370) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15406 clk cpu0 R X14 0000000027203A00 +15407 clk cpu0 IT (15371) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15407 clk cpu0 R X12 0000000027203A64 +15408 clk cpu0 IT (15372) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15408 clk cpu0 MW4 03700518:000000f00518_NS 27203a64 +15408 clk cpu0 R X0 000000000370051C +15409 clk cpu0 IT (15373) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15409 clk cpu0 R X12 000000005F27203A +15410 clk cpu0 IT (15374) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15411 clk cpu0 IT (15375) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15411 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +15411 clk cpu0 R X8 000000000004C034 +15411 clk cpu0 R X13 0000000045202E27 +15412 clk cpu0 IT (15376) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15412 clk cpu0 R X12 000000000000005F +15413 clk cpu0 IT (15377) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15413 clk cpu0 R X11 000000000000000F +15414 clk cpu0 IT (15378) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15414 clk cpu0 R cpsr 220003c5 +15415 clk cpu0 IT (15379) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15415 clk cpu0 R X14 00000000202E2700 +15416 clk cpu0 IT (15380) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15416 clk cpu0 R X12 00000000202E275F +15417 clk cpu0 IT (15381) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15417 clk cpu0 MW4 0370051c:000000f0051c_NS 202e275f +15417 clk cpu0 R X0 0000000003700520 +15418 clk cpu0 IT (15382) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15418 clk cpu0 R X12 0000000045202E27 +15419 clk cpu0 IT (15383) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15420 clk cpu0 IT (15384) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15420 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +15420 clk cpu0 R X8 000000000004C038 +15420 clk cpu0 R X13 000000006E69646E +15421 clk cpu0 IT (15385) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15421 clk cpu0 R X12 0000000000000045 +15422 clk cpu0 IT (15386) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15422 clk cpu0 R X11 000000000000000B +15423 clk cpu0 IT (15387) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15423 clk cpu0 R cpsr 220003c5 +15424 clk cpu0 IT (15388) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15424 clk cpu0 R X14 0000000069646E00 +15425 clk cpu0 IT (15389) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15425 clk cpu0 R X12 0000000069646E45 +15426 clk cpu0 IT (15390) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15426 clk cpu0 MW4 03700520:000000f00520_NS 69646e45 +15426 clk cpu0 R X0 0000000003700524 +15427 clk cpu0 IT (15391) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15427 clk cpu0 R X12 000000006E69646E +15428 clk cpu0 IT (15392) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15429 clk cpu0 IT (15393) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15429 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +15429 clk cpu0 R X8 000000000004C03C +15429 clk cpu0 R X13 0000000065542067 +15430 clk cpu0 IT (15394) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15430 clk cpu0 R X12 000000000000006E +15431 clk cpu0 IT (15395) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15431 clk cpu0 R X11 0000000000000007 +15432 clk cpu0 IT (15396) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15432 clk cpu0 R cpsr 220003c5 +15433 clk cpu0 IT (15397) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15433 clk cpu0 R X14 0000000054206700 +15434 clk cpu0 IT (15398) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15434 clk cpu0 R X12 000000005420676E +15435 clk cpu0 IT (15399) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15435 clk cpu0 MW4 03700524:000000f00524_NS 5420676e +15435 clk cpu0 R X0 0000000003700528 +15436 clk cpu0 IT (15400) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15436 clk cpu0 R X12 0000000065542067 +15437 clk cpu0 IT (15401) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15438 clk cpu0 IT (15402) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15438 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +15438 clk cpu0 R X8 000000000004C040 +15438 clk cpu0 R X13 000000000A2E7473 +15439 clk cpu0 IT (15403) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15439 clk cpu0 R X12 0000000000000065 +15440 clk cpu0 IT (15404) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15440 clk cpu0 R X11 0000000000000003 +15441 clk cpu0 IT (15405) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15441 clk cpu0 R cpsr 620003c5 +15442 clk cpu0 IT (15406) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15442 clk cpu0 R X14 000000002E747300 +15443 clk cpu0 IT (15407) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15443 clk cpu0 R X12 000000002E747365 +15444 clk cpu0 IT (15408) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15444 clk cpu0 MW4 03700528:000000f00528_NS 2e747365 +15444 clk cpu0 R X0 000000000370052C +15445 clk cpu0 IT (15409) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15445 clk cpu0 R X12 000000000A2E7473 +15446 clk cpu0 IS (15410) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15447 clk cpu0 IT (15411) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +15447 clk cpu0 R X2 0000000000000003 +15448 clk cpu0 IT (15412) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +15448 clk cpu0 R X9 0000000000000001 +15449 clk cpu0 IT (15413) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +15449 clk cpu0 R X8 000000000004C03F +15450 clk cpu0 IT (15414) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +15450 clk cpu0 R X1 000000000004C043 +15451 clk cpu0 IT (15415) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +15451 clk cpu0 R cpsr 220003c5 +15452 clk cpu0 IS (15416) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +15453 clk cpu0 IT (15417) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +15453 clk cpu0 MR1 0004c043:00001004c043_NS 0a +15453 clk cpu0 R X8 000000000000000A +15454 clk cpu0 IT (15418) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +15454 clk cpu0 MW1 0370052c:000000f0052c_NS 0a +15455 clk cpu0 IS (15419) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +15456 clk cpu0 IT (15420) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +15456 clk cpu0 MR1 0004c044:00001004c044_NS 00 +15456 clk cpu0 R X8 0000000000000000 +15457 clk cpu0 IT (15421) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +15457 clk cpu0 R cpsr 620003c5 +15458 clk cpu0 IT (15422) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +15458 clk cpu0 MW1 0370052d:000000f0052d_NS 00 +15459 clk cpu0 IS (15423) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +15460 clk cpu0 IT (15424) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +15460 clk cpu0 MR1 0004c045:00001004c045_NS 00 +15460 clk cpu0 R X8 0000000000000000 +15461 clk cpu0 IT (15425) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +15461 clk cpu0 MW1 0370052e:000000f0052e_NS 00 +15462 clk cpu0 IT (15426) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +15463 clk cpu0 IT (15427) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +15463 clk cpu0 R X0 00000000037004F4 +15464 clk cpu0 IT (15428) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +15464 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_037005c0 +15464 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_00092b80 +15464 clk cpu0 R SP_EL1 00000000037004F0 +15464 clk cpu0 R X19 00000000037005C0 +15464 clk cpu0 R X30 0000000000092B80 +15465 clk cpu0 IT (15429) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +15466 clk cpu0 IT (15430) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +15466 clk cpu0 R X22 000000000004C000 +15467 clk cpu0 IT (15431) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +15467 clk cpu0 R X23 000000000004C000 +15468 clk cpu0 IT (15432) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +15468 clk cpu0 R X26 0000000000000000 +15469 clk cpu0 IT (15433) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +15469 clk cpu0 R X21 0000000003029000 +15470 clk cpu0 IT (15434) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +15470 clk cpu0 R X22 000000000004C108 +15471 clk cpu0 IT (15435) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +15471 clk cpu0 R X23 000000000004C129 +15472 clk cpu0 IT (15436) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +15472 clk cpu0 R X24 0000000003041000 +15473 clk cpu0 IT (15437) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +15473 clk cpu0 R X25 0000000006216000 +15474 clk cpu0 IT (15438) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +15475 clk cpu0 IT (15439) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15475 clk cpu0 MR1 0004ccaa:00001004ccaa_NS 64 +15475 clk cpu0 R X8 0000000000000064 +15476 clk cpu0 IT (15440) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15476 clk cpu0 R cpsr 220003c5 +15477 clk cpu0 IS (15441) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15478 clk cpu0 IS (15442) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15479 clk cpu0 IT (15443) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15479 clk cpu0 R cpsr 020003c5 +15480 clk cpu0 IT (15444) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15481 clk cpu0 IT (15445) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15481 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15481 clk cpu0 R X9 0000000013000000 +15482 clk cpu0 IT (15446) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15482 clk cpu0 R X27 000000000004CCAA +15483 clk cpu0 IT (15447) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15483 clk cpu0 R X20 000000000004CCAB +15484 clk cpu0 IT (15448) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15484 clk cpu0 MW1 13000000:000013000000_NS 64 +15485 clk cpu0 IT (15449) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15485 clk cpu0 MR1 0004ccab:00001004ccab_NS 69 +15485 clk cpu0 R X8 0000000000000069 +15486 clk cpu0 IT (15450) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15486 clk cpu0 R cpsr 220003c5 +15487 clk cpu0 IS (15451) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15488 clk cpu0 IS (15452) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15489 clk cpu0 IT (15453) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15489 clk cpu0 R cpsr 020003c5 +15490 clk cpu0 IT (15454) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15491 clk cpu0 IT (15455) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15491 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15491 clk cpu0 R X9 0000000013000000 +15492 clk cpu0 IT (15456) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15492 clk cpu0 R X27 000000000004CCAB +15493 clk cpu0 IT (15457) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15493 clk cpu0 R X20 000000000004CCAC +15494 clk cpu0 IT (15458) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15494 clk cpu0 MW1 13000000:000013000000_NS 69 +15495 clk cpu0 IT (15459) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15495 clk cpu0 MR1 0004ccac:00001004ccac_NS 73 +15495 clk cpu0 R X8 0000000000000073 +15496 clk cpu0 IT (15460) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15496 clk cpu0 R cpsr 220003c5 +15497 clk cpu0 IS (15461) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15498 clk cpu0 IS (15462) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15499 clk cpu0 IT (15463) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15499 clk cpu0 R cpsr 020003c5 +15500 clk cpu0 IT (15464) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15501 clk cpu0 IT (15465) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15501 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15501 clk cpu0 R X9 0000000013000000 +15502 clk cpu0 IT (15466) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15502 clk cpu0 R X27 000000000004CCAC +15503 clk cpu0 IT (15467) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15503 clk cpu0 R X20 000000000004CCAD +15504 clk cpu0 IT (15468) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15504 clk cpu0 MW1 13000000:000013000000_NS 73 +15505 clk cpu0 IT (15469) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15505 clk cpu0 MR1 0004ccad:00001004ccad_NS 61 +15505 clk cpu0 R X8 0000000000000061 +15506 clk cpu0 IT (15470) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15506 clk cpu0 R cpsr 220003c5 +15507 clk cpu0 IS (15471) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15508 clk cpu0 IS (15472) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15509 clk cpu0 IT (15473) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15509 clk cpu0 R cpsr 020003c5 +15510 clk cpu0 IT (15474) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15511 clk cpu0 IT (15475) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15511 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15511 clk cpu0 R X9 0000000013000000 +15512 clk cpu0 IT (15476) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15512 clk cpu0 R X27 000000000004CCAD +15513 clk cpu0 IT (15477) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15513 clk cpu0 R X20 000000000004CCAE +15514 clk cpu0 IT (15478) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15514 clk cpu0 MW1 13000000:000013000000_NS 61 +15515 clk cpu0 IT (15479) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15515 clk cpu0 MR1 0004ccae:00001004ccae_NS 62 +15515 clk cpu0 R X8 0000000000000062 +15516 clk cpu0 IT (15480) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15516 clk cpu0 R cpsr 220003c5 +15517 clk cpu0 IS (15481) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15518 clk cpu0 IS (15482) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15519 clk cpu0 IT (15483) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15519 clk cpu0 R cpsr 020003c5 +15520 clk cpu0 IT (15484) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15521 clk cpu0 IT (15485) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15521 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15521 clk cpu0 R X9 0000000013000000 +15522 clk cpu0 IT (15486) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15522 clk cpu0 R X27 000000000004CCAE +15523 clk cpu0 IT (15487) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15523 clk cpu0 R X20 000000000004CCAF +15524 clk cpu0 IT (15488) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15524 clk cpu0 MW1 13000000:000013000000_NS 62 +15525 clk cpu0 IT (15489) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15525 clk cpu0 MR1 0004ccaf:00001004ccaf_NS 6c +15525 clk cpu0 R X8 000000000000006C +15526 clk cpu0 IT (15490) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15526 clk cpu0 R cpsr 220003c5 +15527 clk cpu0 IS (15491) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15528 clk cpu0 IS (15492) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15529 clk cpu0 IT (15493) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15529 clk cpu0 R cpsr 020003c5 +15530 clk cpu0 IT (15494) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15531 clk cpu0 IT (15495) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15531 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15531 clk cpu0 R X9 0000000013000000 +15532 clk cpu0 IT (15496) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +15532 clk cpu0 R X27 000000000004CCAF +15533 clk cpu0 IT (15497) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +15533 clk cpu0 R X20 000000000004CCB0 +15534 clk cpu0 IT (15498) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +15534 clk cpu0 MW1 13000000:000013000000_NS 6c +15535 clk cpu0 IT (15499) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15535 clk cpu0 MR1 0004ccb0:00001004ccb0_NS 65 +15535 clk cpu0 R X8 0000000000000065 +15536 clk cpu0 IT (15500) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15536 clk cpu0 R cpsr 220003c5 +15537 clk cpu0 IS (15501) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15538 clk cpu0 IS (15502) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15539 clk cpu0 IT (15503) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +15539 clk cpu0 R cpsr 420003c5 +15540 clk cpu0 IS (15504) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +15541 clk cpu0 IT (15505) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +15541 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +15541 clk cpu0 R X8 0000000000000000 +15542 clk cpu0 IT (15506) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +15542 clk cpu0 MR8 0004ccb0:00001004ccb0_NS 65636172_74206465 +15542 clk cpu0 R X0 6563617274206465 +15543 clk cpu0 IT (15507) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +15543 clk cpu0 R cpsr 820003c5 +15544 clk cpu0 IT (15508) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +15545 clk cpu0 IT (15509) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +15545 clk cpu0 R X27 0000000000000000 +15546 clk cpu0 IT (15510) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +15546 clk cpu0 R X28 000000000004CCB0 +15547 clk cpu0 IT (15511) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +15547 clk cpu0 R X8 00000000FFFFFFF8 +15548 clk cpu0 IT (15512) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15548 clk cpu0 R cpsr 020003c5 +15548 clk cpu0 R X9 0000000000000065 +15549 clk cpu0 IS (15513) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15550 clk cpu0 IT (15514) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15550 clk cpu0 R cpsr 220003c5 +15551 clk cpu0 IS (15515) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15552 clk cpu0 IT (15516) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15552 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15552 clk cpu0 R X9 0000000013000000 +15553 clk cpu0 IT (15517) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15553 clk cpu0 R cpsr 820003c5 +15553 clk cpu0 R X8 00000000FFFFFFF9 +15554 clk cpu0 IT (15518) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15554 clk cpu0 MW1 13000000:000013000000_NS 65 +15555 clk cpu0 IT (15519) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15555 clk cpu0 R X0 0065636172742064 +15556 clk cpu0 IT (15520) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15557 clk cpu0 IT (15521) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15557 clk cpu0 R cpsr 020003c5 +15557 clk cpu0 R X9 0000000000000064 +15558 clk cpu0 IS (15522) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15559 clk cpu0 IT (15523) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15559 clk cpu0 R cpsr 220003c5 +15560 clk cpu0 IS (15524) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15561 clk cpu0 IT (15525) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15561 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15561 clk cpu0 R X9 0000000013000000 +15562 clk cpu0 IT (15526) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15562 clk cpu0 R cpsr 820003c5 +15562 clk cpu0 R X8 00000000FFFFFFFA +15563 clk cpu0 IT (15527) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15563 clk cpu0 MW1 13000000:000013000000_NS 64 +15564 clk cpu0 IT (15528) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15564 clk cpu0 R X0 0000656361727420 +15565 clk cpu0 IT (15529) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15566 clk cpu0 IT (15530) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15566 clk cpu0 R cpsr 020003c5 +15566 clk cpu0 R X9 0000000000000020 +15567 clk cpu0 IS (15531) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15568 clk cpu0 IT (15532) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15568 clk cpu0 R cpsr 820003c5 +15569 clk cpu0 IS (15533) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15570 clk cpu0 IT (15534) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15570 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15570 clk cpu0 R X9 0000000013000000 +15571 clk cpu0 IT (15535) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15571 clk cpu0 R cpsr 820003c5 +15571 clk cpu0 R X8 00000000FFFFFFFB +15572 clk cpu0 IT (15536) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15572 clk cpu0 MW1 13000000:000013000000_NS 20 +15573 clk cpu0 IT (15537) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15573 clk cpu0 R X0 0000006563617274 +15574 clk cpu0 IT (15538) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15575 clk cpu0 IT (15539) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15575 clk cpu0 R cpsr 020003c5 +15575 clk cpu0 R X9 0000000000000074 +15576 clk cpu0 IS (15540) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15577 clk cpu0 IT (15541) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15577 clk cpu0 R cpsr 220003c5 +15578 clk cpu0 IS (15542) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15579 clk cpu0 IT (15543) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15579 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15579 clk cpu0 R X9 0000000013000000 +15580 clk cpu0 IT (15544) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15580 clk cpu0 R cpsr 820003c5 +15580 clk cpu0 R X8 00000000FFFFFFFC +15581 clk cpu0 IT (15545) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15581 clk cpu0 MW1 13000000:000013000000_NS 74 +15582 clk cpu0 IT (15546) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15582 clk cpu0 R X0 0000000065636172 +15583 clk cpu0 IT (15547) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15584 clk cpu0 IT (15548) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15584 clk cpu0 R cpsr 020003c5 +15584 clk cpu0 R X9 0000000000000072 +15585 clk cpu0 IS (15549) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15586 clk cpu0 IT (15550) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15586 clk cpu0 R cpsr 220003c5 +15587 clk cpu0 IS (15551) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15588 clk cpu0 IT (15552) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15588 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15588 clk cpu0 R X9 0000000013000000 +15589 clk cpu0 IT (15553) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15589 clk cpu0 R cpsr 820003c5 +15589 clk cpu0 R X8 00000000FFFFFFFD +15590 clk cpu0 IT (15554) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15590 clk cpu0 MW1 13000000:000013000000_NS 72 +15591 clk cpu0 IT (15555) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15591 clk cpu0 R X0 0000000000656361 +15592 clk cpu0 IT (15556) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15593 clk cpu0 IT (15557) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15593 clk cpu0 R cpsr 020003c5 +15593 clk cpu0 R X9 0000000000000061 +15594 clk cpu0 IS (15558) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15595 clk cpu0 IT (15559) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15595 clk cpu0 R cpsr 220003c5 +15596 clk cpu0 IS (15560) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15597 clk cpu0 IT (15561) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15597 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15597 clk cpu0 R X9 0000000013000000 +15598 clk cpu0 IT (15562) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15598 clk cpu0 R cpsr 820003c5 +15598 clk cpu0 R X8 00000000FFFFFFFE +15599 clk cpu0 IT (15563) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15599 clk cpu0 MW1 13000000:000013000000_NS 61 +15600 clk cpu0 IT (15564) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15600 clk cpu0 R X0 0000000000006563 +15601 clk cpu0 IT (15565) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15602 clk cpu0 IT (15566) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15602 clk cpu0 R cpsr 020003c5 +15602 clk cpu0 R X9 0000000000000063 +15603 clk cpu0 IS (15567) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15604 clk cpu0 IT (15568) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15604 clk cpu0 R cpsr 220003c5 +15605 clk cpu0 IS (15569) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15606 clk cpu0 IT (15570) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15606 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15606 clk cpu0 R X9 0000000013000000 +15607 clk cpu0 IT (15571) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15607 clk cpu0 R cpsr 820003c5 +15607 clk cpu0 R X8 00000000FFFFFFFF +15608 clk cpu0 IT (15572) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15608 clk cpu0 MW1 13000000:000013000000_NS 63 +15609 clk cpu0 IT (15573) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15609 clk cpu0 R X0 0000000000000065 +15610 clk cpu0 IT (15574) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15611 clk cpu0 IT (15575) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15611 clk cpu0 R cpsr 020003c5 +15611 clk cpu0 R X9 0000000000000065 +15612 clk cpu0 IS (15576) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15613 clk cpu0 IT (15577) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15613 clk cpu0 R cpsr 220003c5 +15614 clk cpu0 IS (15578) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15615 clk cpu0 IT (15579) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15615 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15615 clk cpu0 R X9 0000000013000000 +15616 clk cpu0 IT (15580) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15616 clk cpu0 R cpsr 620003c5 +15616 clk cpu0 R X8 0000000000000000 +15617 clk cpu0 IT (15581) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15617 clk cpu0 MW1 13000000:000013000000_NS 65 +15618 clk cpu0 IT (15582) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15618 clk cpu0 R X0 0000000000000000 +15619 clk cpu0 IS (15583) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15620 clk cpu0 IT (15584) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +15620 clk cpu0 MR8 0004ccb8:00001004ccb8_NS 50425254_0a000a2e +15620 clk cpu0 R X0 504252540A000A2E +15620 clk cpu0 R X28 000000000004CCB8 +15621 clk cpu0 IT (15585) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +15621 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +15621 clk cpu0 R X9 0000000000000000 +15622 clk cpu0 IT (15586) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +15622 clk cpu0 R X8 0000000000000000 +15623 clk cpu0 IT (15587) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +15623 clk cpu0 R X27 0000000000000008 +15624 clk cpu0 IT (15588) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +15624 clk cpu0 R cpsr 820003c5 +15625 clk cpu0 IT (15589) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +15626 clk cpu0 IT (15590) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +15626 clk cpu0 R X8 00000000FFFFFFF8 +15627 clk cpu0 IT (15591) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15627 clk cpu0 R cpsr 020003c5 +15627 clk cpu0 R X9 000000000000002E +15628 clk cpu0 IS (15592) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15629 clk cpu0 IT (15593) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15629 clk cpu0 R cpsr 220003c5 +15630 clk cpu0 IS (15594) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15631 clk cpu0 IT (15595) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15631 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15631 clk cpu0 R X9 0000000013000000 +15632 clk cpu0 IT (15596) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15632 clk cpu0 R cpsr 820003c5 +15632 clk cpu0 R X8 00000000FFFFFFF9 +15633 clk cpu0 IT (15597) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15633 clk cpu0 MW1 13000000:000013000000_NS 2e +15634 clk cpu0 IT (15598) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15634 clk cpu0 R X0 00504252540A000A +15635 clk cpu0 IT (15599) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15636 clk cpu0 IT (15600) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15636 clk cpu0 R cpsr 020003c5 +15636 clk cpu0 R X9 000000000000000A +15637 clk cpu0 IS (15601) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15638 clk cpu0 IT (15602) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +15638 clk cpu0 R cpsr 820003c5 +15639 clk cpu0 IS (15603) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +15640 clk cpu0 IT (15604) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +15640 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +15640 clk cpu0 R X9 0000000013000000 +15641 clk cpu0 IT (15605) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +15641 clk cpu0 R cpsr 820003c5 +15641 clk cpu0 R X8 00000000FFFFFFFA +TUBE CPU0: disabled trace. +15642 clk cpu0 IT (15606) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +15642 clk cpu0 MW1 13000000:000013000000_NS 0a +15643 clk cpu0 IT (15607) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +15643 clk cpu0 R X0 0000504252540A00 +15644 clk cpu0 IT (15608) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +15645 clk cpu0 IT (15609) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +15645 clk cpu0 R cpsr 420003c5 +15645 clk cpu0 R X9 0000000000000000 +15646 clk cpu0 IT (15610) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +15647 clk cpu0 IT (15611) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +15647 clk cpu0 R X8 0000000000000002 +15648 clk cpu0 IT (15612) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +15648 clk cpu0 R X9 0000000000000009 +15649 clk cpu0 IT (15613) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +15649 clk cpu0 R X9 000000000004CCB9 +15650 clk cpu0 IT (15614) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +15650 clk cpu0 R cpsr 020003c5 +15651 clk cpu0 IT (15615) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +15651 clk cpu0 R X27 000000000004CCB9 +15652 clk cpu0 IT (15616) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +15652 clk cpu0 R X20 000000000004CCBA +15653 clk cpu0 IT (15617) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +15654 clk cpu0 IT (15618) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +15654 clk cpu0 MR1 0004ccba:00001004ccba_NS 00 +15654 clk cpu0 R X8 0000000000000000 +15655 clk cpu0 IT (15619) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +15655 clk cpu0 R cpsr 820003c5 +15656 clk cpu0 IS (15620) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +15657 clk cpu0 IT (15621) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +15658 clk cpu0 IT (15622) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +15659 clk cpu0 IT (15623) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +15659 clk cpu0 MR8 03700580:000000f00580_NS 00000000_0004ccaa +15659 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0009c560 +15659 clk cpu0 R X19 000000000004CCAA +15659 clk cpu0 R X30 000000000009C560 +15660 clk cpu0 IT (15624) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +15660 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00000000 +15660 clk cpu0 MR8 03700578:000000f00578_NS 00000000_03008528 +15660 clk cpu0 R X20 0000000003008528 +15660 clk cpu0 R X21 0000000000000000 +15661 clk cpu0 IT (15625) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +15661 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00000000 +15661 clk cpu0 MR8 03700568:000000f00568_NS 00000000_90000000 +15661 clk cpu0 R X22 0000000090000000 +15661 clk cpu0 R X23 0000000000000000 +15662 clk cpu0 IT (15626) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +15662 clk cpu0 MR8 03700550:000000f00550_NS 00000000_0000003c +15662 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00007c00 +15662 clk cpu0 R X24 0000000000007C00 +15662 clk cpu0 R X25 000000000000003C +15663 clk cpu0 IT (15627) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +15663 clk cpu0 MR8 03700540:000000f00540_NS 00010001_00010001 +15663 clk cpu0 MR8 03700548:000000f00548_NS ffe000ff_ffe000ff +15663 clk cpu0 R X26 FFE000FFFFE000FF +15663 clk cpu0 R X27 0001000100010001 +15664 clk cpu0 IT (15628) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +15664 clk cpu0 MR8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +15664 clk cpu0 R X28 FF7FFF7FFF7FFF7F +15665 clk cpu0 IT (15629) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +15665 clk cpu0 R SP_EL1 0000000003700590 +15666 clk cpu0 IT (15630) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +15667 clk cpu0 IT (15631) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +15667 clk cpu0 R X0 0000000000000001 +15668 clk cpu0 IT (15632) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +15668 clk cpu0 R X1 0000000000000000 +15669 clk cpu0 IT (15633) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +15669 clk cpu0 R X2 0000000000000000 +15670 clk cpu0 IT (15634) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +15671 clk cpu0 IT (15635) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +15672 clk cpu0 IT (15636) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +15672 clk cpu0 R X0 0000000003008528 +15673 clk cpu0 IT (15637) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +15673 clk cpu0 R X30 000000000009C57C +15674 clk cpu0 IT (15638) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +15675 clk cpu0 IT (15639) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +15675 clk cpu0 R X8 0000000006216000 +15676 clk cpu0 IT (15640) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +15676 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +15676 clk cpu0 R X8 0000000000000001 +15677 clk cpu0 IT (15641) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +15677 clk cpu0 R cpsr 820003c5 +15678 clk cpu0 IT (15642) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +15679 clk cpu0 IT (15643) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +15680 clk cpu0 IT (15644) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +15680 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +15680 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011060 +15680 clk cpu0 R X19 00000000062160A2 +15680 clk cpu0 R X30 0000000000011060 +15681 clk cpu0 IT (15645) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +15681 clk cpu0 MR8 03700600:000000f00600_NS 00000000_02f00028 +15681 clk cpu0 MR8 03700608:000000f00608_NS ff83ff83_ff83ff83 +15681 clk cpu0 R X20 FF83FF83FF83FF83 +15681 clk cpu0 R X21 0000000002F00028 +15682 clk cpu0 IT (15646) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +15682 clk cpu0 R SP_EL1 0000000003700620 +15683 clk cpu0 IT (15647) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +15684 clk cpu0 IT (15648) 00011060:000010011060_NS b9019bff O EL1h_n : STR wzr,[sp,#0x198] +15684 clk cpu0 MW4 037007b8:000000f007b8_NS 00000000 +15685 clk cpu0 IT (15649) 00011064:000010011064_NS b9819be2 O EL1h_n : LDRSW x2,[sp,#0x198] +15685 clk cpu0 MR4 037007b8:000000f007b8_NS 00000000 +15685 clk cpu0 R X2 0000000000000000 +15686 clk cpu0 IT (15650) 00011068:000010011068_NS b9418be4 O EL1h_n : LDR w4,[sp,#0x188] +15686 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +15686 clk cpu0 R X4 0000000000000000 +15687 clk cpu0 IT (15651) 0001106c:00001001106c_NS 52800080 O EL1h_n : MOV w0,#4 +15687 clk cpu0 R X0 0000000000000004 +15688 clk cpu0 IT (15652) 00011070:000010011070_NS b94013e1 O EL1h_n : LDR w1,[sp,#0x10] +15688 clk cpu0 MR4 03700630:000000f00630_NS 00000001 +15688 clk cpu0 R X1 0000000000000001 +15689 clk cpu0 IT (15653) 00011074:000010011074_NS 52800068 O EL1h_n : MOV w8,#3 +15689 clk cpu0 R X8 0000000000000003 +15690 clk cpu0 IT (15654) 00011078:000010011078_NS 2a0803e3 O EL1h_n : MOV w3,w8 +15690 clk cpu0 R X3 0000000000000003 +15691 clk cpu0 IT (15655) 0001107c:00001001107c_NS b9000fe8 O EL1h_n : STR w8,[sp,#0xc] +15691 clk cpu0 MW4 0370062c:000000f0062c_NS 00000003 +15691 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0084 ALLOC 0x000010011080_NS +15691 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0420 ALLOC 0x000010011080_NS +15692 clk cpu0 IT (15656) 00011080:000010011080_NS 9402329c O EL1h_n : BL 0x9daf0 +15692 clk cpu0 R X30 0000000000011084 +15693 clk cpu0 IT (15657) 0009daf0:00001009daf0_NS f81d0ff6 O EL1h_n : STR x22,[sp,#-0x30]! +15693 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_90000000 +15693 clk cpu0 R SP_EL1 00000000037005F0 +15694 clk cpu0 IT (15658) 0009daf4:00001009daf4_NS a90153f5 O EL1h_n : STP x21,x20,[sp,#0x10] +15694 clk cpu0 MW8 03700600:000000f00600_NS 00000000_02f00028 +15694 clk cpu0 MW8 03700608:000000f00608_NS ff83ff83_ff83ff83 +15695 clk cpu0 IT (15659) 0009daf8:00001009daf8_NS a9027bf3 O EL1h_n : STP x19,x30,[sp,#0x20] +15695 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +15695 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011084 +15696 clk cpu0 IT (15660) 0009dafc:00001009dafc_NS aa0203f3 O EL1h_n : MOV x19,x2 +15696 clk cpu0 R X19 0000000000000000 +15697 clk cpu0 IT (15661) 0009db00:00001009db00_NS 7100047f O EL1h_n : CMP w3,#1 +15697 clk cpu0 R cpsr 220003c5 +15698 clk cpu0 IT (15662) 0009db04:00001009db04_NS 2a0003f4 O EL1h_n : MOV w20,w0 +15698 clk cpu0 R X20 0000000000000004 +15699 clk cpu0 IS (15663) 0009db08:00001009db08_NS 540002a0 O EL1h_n : B.EQ 0x9db5c +15700 clk cpu0 IT (15664) 0009db0c:00001009db0c_NS 71000c7f O EL1h_n : CMP w3,#3 +15700 clk cpu0 R cpsr 620003c5 +15701 clk cpu0 IT (15665) 0009db10:00001009db10_NS 54000320 O EL1h_n : B.EQ 0x9db74 +15702 clk cpu0 IT (15666) 0009db74:00001009db74_NS 2a1403e1 O EL1h_n : MOV w1,w20 +15702 clk cpu0 R X1 0000000000000004 +15703 clk cpu0 IT (15667) 0009db78:00001009db78_NS 2a1303e2 O EL1h_n : MOV w2,w19 +15703 clk cpu0 R X2 0000000000000000 +15704 clk cpu0 IT (15668) 0009db7c:00001009db7c_NS a9427bf3 O EL1h_n : LDP x19,x30,[sp,#0x20] +15704 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +15704 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011084 +15704 clk cpu0 R X19 00000000062160A2 +15704 clk cpu0 R X30 0000000000011084 +15705 clk cpu0 IT (15669) 0009db80:00001009db80_NS a94153f5 O EL1h_n : LDP x21,x20,[sp,#0x10] +15705 clk cpu0 MR8 03700600:000000f00600_NS 00000000_02f00028 +15705 clk cpu0 MR8 03700608:000000f00608_NS ff83ff83_ff83ff83 +15705 clk cpu0 R X20 FF83FF83FF83FF83 +15705 clk cpu0 R X21 0000000002F00028 +15706 clk cpu0 IT (15670) 0009db84:00001009db84_NS 52800040 O EL1h_n : MOV w0,#2 +15706 clk cpu0 R X0 0000000000000002 +15707 clk cpu0 IT (15671) 0009db88:00001009db88_NS f84307f6 O EL1h_n : LDR x22,[sp],#0x30 +15707 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_90000000 +15707 clk cpu0 R SP_EL1 0000000003700620 +15707 clk cpu0 R X22 0000000090000000 +15708 clk cpu0 IT (15672) 0009db8c:00001009db8c_NS 140004f3 O EL1h_n : B 0x9ef58 +15709 clk cpu0 IT (15673) 0009ef58:00001009ef58_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15709 clk cpu0 MW8 03700610:000000f00610_NS ffffffff_fe00000f +15709 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011084 +15709 clk cpu0 R SP_EL1 0000000003700610 +15710 clk cpu0 IT (15674) 0009ef5c:00001009ef5c_NS d4000141 O EL1h_n : SVC #0xa +15710 clk cpu0 E 0009ef5c:00001009ef5c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +15710 clk cpu0 R cpsr 620003c5 +15710 clk cpu0 R PMBIDR_EL1 00000030 +15710 clk cpu0 R ESR_EL1 5600000a +15710 clk cpu0 R SPSR_EL1 620003c5 +15710 clk cpu0 R TRBIDR_EL1 000000000000002b +15710 clk cpu0 R ELR_EL1 000000000009ef60 +15711 clk cpu0 IT (15675) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +15712 clk cpu0 IT (15676) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +15712 clk cpu0 R SP_EL1 0000000003700510 +15713 clk cpu0 IT (15677) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +15713 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000002 +15713 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00000004 +15714 clk cpu0 IT (15678) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +15714 clk cpu0 R X0 000000005600000A +15715 clk cpu0 IT (15679) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +15715 clk cpu0 R X1 0000000000000015 +15716 clk cpu0 IT (15680) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +15716 clk cpu0 R cpsr 620003c5 +15717 clk cpu0 IT (15681) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +15718 clk cpu0 IT (15682) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +15718 clk cpu0 R X1 000000000000000A +15719 clk cpu0 IT (15683) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +15719 clk cpu0 R cpsr 220003c5 +15720 clk cpu0 IS (15684) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +15721 clk cpu0 IT (15685) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +15721 clk cpu0 R cpsr 620003c5 +15722 clk cpu0 IS (15686) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +15723 clk cpu0 IT (15687) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +15723 clk cpu0 R cpsr 220003c5 +15724 clk cpu0 IS (15688) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +15725 clk cpu0 IT (15689) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +15725 clk cpu0 R cpsr 220003c5 +15726 clk cpu0 IS (15690) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +15727 clk cpu0 IT (15691) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +15727 clk cpu0 R cpsr 220003c5 +15728 clk cpu0 IS (15692) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +15729 clk cpu0 IT (15693) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +15729 clk cpu0 R cpsr 220003c5 +15730 clk cpu0 IS (15694) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +15731 clk cpu0 IT (15695) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +15731 clk cpu0 R cpsr 220003c5 +15732 clk cpu0 IS (15696) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +15733 clk cpu0 IT (15697) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +15733 clk cpu0 R cpsr 220003c5 +15734 clk cpu0 IS (15698) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +15735 clk cpu0 IT (15699) 00035868:000010035868_NS 7100283f O EL1h_n : CMP w1,#0xa +15735 clk cpu0 R cpsr 620003c5 +15736 clk cpu0 IT (15700) 0003586c:00001003586c_NS 54014a80 O EL1h_n : B.EQ 0x381bc +15737 clk cpu0 IT (15701) 000381bc:0000100381bc_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +15737 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000002 +15737 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00000004 +15737 clk cpu0 R X0 0000000000000002 +15737 clk cpu0 R X1 0000000000000004 +15737 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000f INVAL 0x0000100901c0_NS +15737 clk cpu0 CACHE cpu.cpu0.l1icache LINE 000f ALLOC 0x0000100381c0_NS +15738 clk cpu0 IT (15702) 000381c0:0000100381c0_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +15738 clk cpu0 R SP_EL1 0000000003700610 +15739 clk cpu0 IT (15703) 000381c4:0000100381c4_NS aa0103e0 O EL1h_n : MOV x0,x1 +15739 clk cpu0 R X0 0000000000000004 +15740 clk cpu0 IT (15704) 000381c8:0000100381c8_NS aa0203e1 O EL1h_n : MOV x1,x2 +15740 clk cpu0 R X1 0000000000000000 +15741 clk cpu0 IT (15705) 000381cc:0000100381cc_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15741 clk cpu0 MW8 03700600:000000f00600_NS ffffffff_fe00000f +15741 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00011084 +15741 clk cpu0 R SP_EL1 0000000003700600 +15742 clk cpu0 IT (15706) 000381d0:0000100381d0_NS 94019688 O EL1h_n : BL 0x9dbf0 +15742 clk cpu0 R X30 00000000000381D4 +15743 clk cpu0 IT (15707) 0009dbf0:00001009dbf0_NS b0017b49 O EL1h_n : ADRP x9,0x3006bf0 +15743 clk cpu0 R X9 0000000003006000 +15744 clk cpu0 IT (15708) 0009dbf4:00001009dbf4_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +15744 clk cpu0 R X8 0000000000000001 +15745 clk cpu0 IT (15709) 0009dbf8:00001009dbf8_NS 910a8129 O EL1h_n : ADD x9,x9,#0x2a0 +15745 clk cpu0 R X9 00000000030062A0 +15746 clk cpu0 IT (15710) 0009dbfc:00001009dbfc_NS f8685922 O EL1h_n : LDR x2,[x9,w8,UXTW #3] +15746 clk cpu0 MR8 030062a8:0000008062a8_NS 00000000_000a10c0 +15746 clk cpu0 R X2 00000000000A10C0 +15747 clk cpu0 IT (15711) 0009dc00:00001009dc00_NS aa0103e0 O EL1h_n : MOV x0,x1 +15747 clk cpu0 R X0 0000000000000000 +15748 clk cpu0 IT (15712) 0009dc04:00001009dc04_NS d61f0040 O EL1h_n : BR x2 +15748 clk cpu0 R cpsr 620007c5 +15749 clk cpu0 IT (15713) 000a10c0:0000100a10c0_NS d5110100 O EL1h_n : MSR TRCPRGCTLR,x0 +15749 clk cpu0 R cpsr 620003c5 +15749 clk cpu0 R TRCPRGCTLR 00000000:00000000 +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 CLEAN 0x000015216000_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x000015216000_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000016242000_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 DIRTY 0x000016242000_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000015216040_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 INVAL 0x000015216040_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 ALLOC 0x000016242040_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 DIRTY 0x000016242040_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 INVAL 0x000070472080_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 ALLOC 0x000016242080_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 DIRTY 0x000016242080_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000152160c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000162420c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 DIRTY 0x0000162420c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 CLEAN 0x000010832100_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 INVAL 0x000010832100_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 ALLOC 0x000016242100_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 DIRTY 0x000016242100_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010a ALLOC 0x000016242140_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010a DIRTY 0x000016242140_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010c ALLOC 0x000016242180_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010c DIRTY 0x000016242180_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010e ALLOC 0x0000162421c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010e DIRTY 0x0000162421c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0110 ALLOC 0x000016242200_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0110 DIRTY 0x000016242200_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0112 ALLOC 0x000016242240_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0112 DIRTY 0x000016242240_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0115 ALLOC 0x000016242280_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0115 DIRTY 0x000016242280_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0117 ALLOC 0x0000162422c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0117 DIRTY 0x0000162422c0_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0119 ALLOC 0x000016242300_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0119 DIRTY 0x000016242300_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011a ALLOC 0x000016242340_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011a DIRTY 0x000016242340_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011d ALLOC 0x000016242380_NS +15749 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011d DIRTY 0x000016242380_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1800 ALLOC 0x000015216000_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242000_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242000_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 ALLOC 0x000015216040_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242040_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242040_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242080_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242080_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000162420c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000162420c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0840 ALLOC 0x000010832100_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242100_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242100_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242140_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242140_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242180_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242180_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000162421c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000162421c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242200_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242200_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242240_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242240_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242280_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242280_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x0000162422c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x0000162422c0_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242300_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242300_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242340_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242340_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016242380_NS +15749 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016242380_NS +15750 clk cpu0 IT (15714) 000a10c4:0000100a10c4_NS d5033fdf O EL1h_n : ISB +15750 clk cpu0 R PMBIDR_EL1 00000030 +15750 clk cpu0 R TRBPTR_EL1 0000000023002399 +15750 clk cpu0 R TRBTRG_EL1 0000000000000000 +15750 clk cpu0 R TRBIDR_EL1 000000000000002b +15751 clk cpu0 IT (15715) 000a10c8:0000100a10c8_NS d65f03c0 O EL1h_n : RET +15752 clk cpu0 IT (15716) 000381d4:0000100381d4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15752 clk cpu0 MR8 03700600:000000f00600_NS ffffffff_fe00000f +15752 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00011084 +15752 clk cpu0 R SP_EL1 0000000003700610 +15752 clk cpu0 R X29 FFFFFFFFFE00000F +15752 clk cpu0 R X30 0000000000011084 +15753 clk cpu0 IT (15717) 000381d8:0000100381d8_NS d69f03e0 O EL1h_n : ERET +15753 clk cpu0 R cpsr 620003c5 +15753 clk cpu0 R PMBIDR_EL1 00000030 +15753 clk cpu0 R TRBIDR_EL1 000000000000002b +15754 clk cpu0 IT (15718) 0009ef60:00001009ef60_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15754 clk cpu0 MR8 03700610:000000f00610_NS ffffffff_fe00000f +15754 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011084 +15754 clk cpu0 R SP_EL1 0000000003700620 +15754 clk cpu0 R X29 FFFFFFFFFE00000F +15754 clk cpu0 R X30 0000000000011084 +15755 clk cpu0 IT (15719) 0009ef64:00001009ef64_NS d65f03c0 O EL1h_n : RET +15756 clk cpu0 IT (15720) 00011084:000010011084_NS b9418be3 O EL1h_n : LDR w3,[sp,#0x188] +15756 clk cpu0 MR4 037007a8:000000f007a8_NS 00000000 +15756 clk cpu0 R X3 0000000000000000 +15757 clk cpu0 IT (15721) 00011088:000010011088_NS 52800180 O EL1h_n : MOV w0,#0xc +15757 clk cpu0 R X0 000000000000000C +15758 clk cpu0 IT (15722) 0001108c:00001001108c_NS b94013e1 O EL1h_n : LDR w1,[sp,#0x10] +15758 clk cpu0 MR4 03700630:000000f00630_NS 00000001 +15758 clk cpu0 R X1 0000000000000001 +15759 clk cpu0 IT (15723) 00011090:000010011090_NS b9400fe2 O EL1h_n : LDR w2,[sp,#0xc] +15759 clk cpu0 MR4 0370062c:000000f0062c_NS 00000003 +15759 clk cpu0 R X2 0000000000000003 +15760 clk cpu0 IT (15724) 00011094:000010011094_NS 94022998 O EL1h_n : BL 0x9b6f4 +15760 clk cpu0 R X30 0000000000011098 +15761 clk cpu0 IT (15725) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +15761 clk cpu0 MW8 03700600:000000f00600_NS ff83ff83_ff83ff83 +15761 clk cpu0 R SP_EL1 0000000003700600 +15762 clk cpu0 IT (15726) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +15762 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +15762 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011098 +15763 clk cpu0 IT (15727) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +15763 clk cpu0 R cpsr 220003c5 +15764 clk cpu0 IT (15728) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +15764 clk cpu0 R X19 000000000000000C +15765 clk cpu0 IS (15729) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +15766 clk cpu0 IT (15730) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +15766 clk cpu0 R cpsr 620003c5 +15767 clk cpu0 IT (15731) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +15768 clk cpu0 IT (15732) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +15768 clk cpu0 R X1 000000000000000C +15769 clk cpu0 IT (15733) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +15769 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +15769 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011098 +15769 clk cpu0 R X19 00000000062160A2 +15769 clk cpu0 R X30 0000000000011098 +15770 clk cpu0 IT (15734) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +15770 clk cpu0 R X0 0000000000000001 +15771 clk cpu0 IT (15735) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +15771 clk cpu0 MR8 03700600:000000f00600_NS ff83ff83_ff83ff83 +15771 clk cpu0 R SP_EL1 0000000003700620 +15771 clk cpu0 R X20 FF83FF83FF83FF83 +15772 clk cpu0 IT (15736) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +15773 clk cpu0 IT (15737) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15773 clk cpu0 MW8 03700610:000000f00610_NS ffffffff_fe00000f +15773 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011098 +15773 clk cpu0 R SP_EL1 0000000003700610 +15774 clk cpu0 IT (15738) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +15774 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +15774 clk cpu0 R cpsr 620003c5 +15774 clk cpu0 R PMBIDR_EL1 00000030 +15774 clk cpu0 R ESR_EL1 56000005 +15774 clk cpu0 R SPSR_EL1 620003c5 +15774 clk cpu0 R TRBIDR_EL1 000000000000002b +15774 clk cpu0 R ELR_EL1 000000000009ef50 +15775 clk cpu0 IT (15739) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +15776 clk cpu0 IT (15740) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +15776 clk cpu0 R SP_EL1 0000000003700510 +15777 clk cpu0 IT (15741) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +15777 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000001 +15777 clk cpu0 MW8 03700518:000000f00518_NS 00000000_0000000c +15778 clk cpu0 IT (15742) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +15778 clk cpu0 R X0 0000000056000005 +15779 clk cpu0 IT (15743) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +15779 clk cpu0 R X1 0000000000000015 +15780 clk cpu0 IT (15744) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +15780 clk cpu0 R cpsr 620003c5 +15781 clk cpu0 IT (15745) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +15782 clk cpu0 IT (15746) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +15782 clk cpu0 R X1 0000000000000005 +15783 clk cpu0 IT (15747) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +15783 clk cpu0 R cpsr 620003c5 +15784 clk cpu0 IS (15748) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +15785 clk cpu0 IT (15749) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +15785 clk cpu0 R cpsr 820003c5 +15786 clk cpu0 IS (15750) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +15787 clk cpu0 IT (15751) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +15787 clk cpu0 R cpsr 820003c5 +15788 clk cpu0 IS (15752) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +15789 clk cpu0 IT (15753) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +15789 clk cpu0 R cpsr 820003c5 +15790 clk cpu0 IS (15754) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +15791 clk cpu0 IT (15755) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +15791 clk cpu0 R cpsr 820003c5 +15792 clk cpu0 IS (15756) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +15793 clk cpu0 IT (15757) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +15793 clk cpu0 R cpsr 820003c5 +15794 clk cpu0 IS (15758) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +15795 clk cpu0 IT (15759) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +15795 clk cpu0 R cpsr 820003c5 +15796 clk cpu0 IS (15760) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +15797 clk cpu0 IT (15761) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +15797 clk cpu0 R cpsr 620003c5 +15798 clk cpu0 IT (15762) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +15799 clk cpu0 IT (15763) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +15799 clk cpu0 MR8 03700510:000000f00510_NS 00000000_00000001 +15799 clk cpu0 MR8 03700518:000000f00518_NS 00000000_0000000c +15799 clk cpu0 R X0 0000000000000001 +15799 clk cpu0 R X1 000000000000000C +15800 clk cpu0 IT (15764) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +15800 clk cpu0 R SP_EL1 0000000003700610 +15801 clk cpu0 IT (15765) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +15801 clk cpu0 R X0 000000000000000C +15802 clk cpu0 IT (15766) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15802 clk cpu0 MW8 03700600:000000f00600_NS ffffffff_fe00000f +15802 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00011098 +15802 clk cpu0 R SP_EL1 0000000003700600 +15803 clk cpu0 IT (15767) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +15803 clk cpu0 R X30 00000000000381B4 +15804 clk cpu0 IT (15768) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +15804 clk cpu0 R X9 0000000003003000 +15805 clk cpu0 IT (15769) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +15805 clk cpu0 R X8 0000000000000003 +15806 clk cpu0 IT (15770) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +15806 clk cpu0 R X9 00000000030039C8 +15807 clk cpu0 IT (15771) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +15807 clk cpu0 MR8 030039e0:0000008039e0_NS 00000000_0009f3d0 +15807 clk cpu0 R X0 000000000009F3D0 +15808 clk cpu0 IT (15772) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +15808 clk cpu0 R cpsr 620007c5 +15809 clk cpu0 IT (15773) 0009f3d0:00001009f3d0_NS d5310300 O EL1h_n : MRS x0,TRCSTATR +15809 clk cpu0 R cpsr 620003c5 +15809 clk cpu0 R X0 0000000000000003 +15810 clk cpu0 IT (15774) 0009f3d4:00001009f3d4_NS d65f03c0 O EL1h_n : RET +15811 clk cpu0 IT (15775) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15811 clk cpu0 MR8 03700600:000000f00600_NS ffffffff_fe00000f +15811 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00011098 +15811 clk cpu0 R SP_EL1 0000000003700610 +15811 clk cpu0 R X29 FFFFFFFFFE00000F +15811 clk cpu0 R X30 0000000000011098 +15812 clk cpu0 IT (15776) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +15812 clk cpu0 R cpsr 620003c5 +15812 clk cpu0 R PMBIDR_EL1 00000030 +15812 clk cpu0 R TRBIDR_EL1 000000000000002b +15813 clk cpu0 IT (15777) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15813 clk cpu0 MR8 03700610:000000f00610_NS ffffffff_fe00000f +15813 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011098 +15813 clk cpu0 R SP_EL1 0000000003700620 +15813 clk cpu0 R X29 FFFFFFFFFE00000F +15813 clk cpu0 R X30 0000000000011098 +15814 clk cpu0 IT (15778) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +15815 clk cpu0 IT (15779) 00011098:000010011098_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +15815 clk cpu0 MW4 037007b8:000000f007b8_NS 00000003 +15816 clk cpu0 IT (15780) 0001109c:00001001109c_NS b9419be8 O EL1h_n : LDR w8,[sp,#0x198] +15816 clk cpu0 MR4 037007b8:000000f007b8_NS 00000003 +15816 clk cpu0 R X8 0000000000000003 +15817 clk cpu0 IT (15781) 000110a0:0000100110a0_NS 52800029 O EL1h_n : MOV w9,#1 +15817 clk cpu0 R X9 0000000000000001 +15818 clk cpu0 IT (15782) 000110a4:0000100110a4_NS 0a090108 O EL1h_n : AND w8,w8,w9 +15818 clk cpu0 R X8 0000000000000001 +15819 clk cpu0 IT (15783) 000110a8:0000100110a8_NS 7100051f O EL1h_n : CMP w8,#1 +15819 clk cpu0 R cpsr 620003c5 +15820 clk cpu0 IT (15784) 000110ac:0000100110ac_NS 1a9f07e8 O EL1h_n : CSET w8,NE +15820 clk cpu0 R X8 0000000000000000 +15821 clk cpu0 IS (15785) 000110b0:0000100110b0_NS 37000048 O EL1h_n : TBNZ w8,#0,0x110b8 +15822 clk cpu0 IT (15786) 000110b4:0000100110b4_NS 14000008 O EL1h_n : B 0x110d4 +15822 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0087 ALLOC 0x0000100110c0_NS +15822 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0431 ALLOC 0x0000100110c0_NS +15823 clk cpu0 IT (15787) 000110d4:0000100110d4_NS b94187e8 O EL1h_n : LDR w8,[sp,#0x184] +15823 clk cpu0 MR4 037007a4:000000f007a4_NS 00000001 +15823 clk cpu0 R X8 0000000000000001 +15824 clk cpu0 IT (15788) 000110d8:0000100110d8_NS 7100051f O EL1h_n : CMP w8,#1 +15824 clk cpu0 R cpsr 620003c5 +15825 clk cpu0 IT (15789) 000110dc:0000100110dc_NS 1a9fd7e8 O EL1h_n : CSET w8,GT +15825 clk cpu0 R X8 0000000000000000 +15826 clk cpu0 IS (15790) 000110e0:0000100110e0_NS 37000048 O EL1h_n : TBNZ w8,#0,0x110e8 +15827 clk cpu0 IT (15791) 000110e4:0000100110e4_NS 1400000a O EL1h_n : B 0x1110c +15827 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0089 ALLOC 0x000010011100_NS +15827 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0441 ALLOC 0x000010011100_NS +15828 clk cpu0 IT (15792) 0001110c:00001001110c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +15828 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +15828 clk cpu0 R X8 0000000003700790 +15829 clk cpu0 IT (15793) 00011110:000010011110_NS f9400500 O EL1h_n : LDR x0,[x8,#8] +15829 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +15829 clk cpu0 R X0 0000000000000000 +15830 clk cpu0 IT (15794) 00011114:000010011114_NS f9400101 O EL1h_n : LDR x1,[x8,#0] +15830 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +15830 clk cpu0 R X1 0000000000000001 +15831 clk cpu0 IT (15795) 00011118:000010011118_NS 94024ead O EL1h_n : BL 0xa4bcc +15831 clk cpu0 R X30 000000000001111C +15831 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005e INVAL 0x000010090bc0 +15831 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005e ALLOC 0x0000100a4bc0_NS +15832 clk cpu0 IT (15796) 000a4bcc:0000100a4bcc_NS f100041f O EL1h_n : CMP x0,#1 +15832 clk cpu0 R cpsr 820003c5 +15833 clk cpu0 IT (15797) 000a4bd0:0000100a4bd0_NS 5400006b O EL1h_n : B.LT 0xa4bdc +15834 clk cpu0 IT (15798) 000a4bdc:0000100a4bdc_NS d28000e0 O EL1h_n : MOV x0,#7 +15834 clk cpu0 R X0 0000000000000007 +15835 clk cpu0 IT (15799) 000a4be0:0000100a4be0_NS f2a00580 O EL1h_n : MOVK x0,#0x2c,LSL #16 +15835 clk cpu0 R X0 00000000002C0007 +15836 clk cpu0 IT (15800) 000a4be4:0000100a4be4_NS aa0103e2 O EL1h_n : MOV x2,x1 +15836 clk cpu0 R X2 0000000000000001 +15837 clk cpu0 IT (15801) 000a4be8:0000100a4be8_NS d40000e1 O EL1h_n : SVC #7 +15837 clk cpu0 E 000a4be8:0000100a4be8_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +15837 clk cpu0 R cpsr 820003c5 +15837 clk cpu0 R PMBIDR_EL1 00000030 +15837 clk cpu0 R ESR_EL1 56000007 +15837 clk cpu0 R SPSR_EL1 820003c5 +15837 clk cpu0 R TRBIDR_EL1 000000000000002b +15837 clk cpu0 R ELR_EL1 00000000000a4bec +15838 clk cpu0 IT (15802) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +15839 clk cpu0 IT (15803) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +15839 clk cpu0 R SP_EL1 0000000003700520 +15840 clk cpu0 IT (15804) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +15840 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002c0007 +15840 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000001 +15841 clk cpu0 IT (15805) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +15841 clk cpu0 R X0 0000000056000007 +15842 clk cpu0 IT (15806) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +15842 clk cpu0 R X1 0000000000000015 +15843 clk cpu0 IT (15807) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +15843 clk cpu0 R cpsr 620003c5 +15844 clk cpu0 IT (15808) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +15845 clk cpu0 IT (15809) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +15845 clk cpu0 R X1 0000000000000007 +15846 clk cpu0 IT (15810) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +15846 clk cpu0 R cpsr 220003c5 +15847 clk cpu0 IS (15811) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +15848 clk cpu0 IT (15812) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +15848 clk cpu0 R cpsr 820003c5 +15849 clk cpu0 IS (15813) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +15850 clk cpu0 IT (15814) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +15850 clk cpu0 R cpsr 820003c5 +15851 clk cpu0 IS (15815) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +15852 clk cpu0 IT (15816) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +15852 clk cpu0 R cpsr 620003c5 +15853 clk cpu0 IT (15817) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +15854 clk cpu0 IT (15818) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +15854 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002c0007 +15854 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000001 +15854 clk cpu0 R X0 00000000002C0007 +15854 clk cpu0 R X1 0000000000000001 +15855 clk cpu0 IT (15819) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +15855 clk cpu0 R SP_EL1 0000000003700620 +15856 clk cpu0 IT (15820) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +15856 clk cpu0 R cpsr 820003c5 +15857 clk cpu0 IT (15821) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +15858 clk cpu0 IT (15822) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +15858 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +15858 clk cpu0 MW8 03700618:000000f00618_NS f800f800_f800f800 +15858 clk cpu0 R SP_EL1 0000000003700610 +15859 clk cpu0 IT (15823) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +15859 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002c0007 +15859 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00000001 +15859 clk cpu0 R SP_EL1 0000000003700600 +15860 clk cpu0 IT (15824) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +15860 clk cpu0 R X5 0000000000000000 +15861 clk cpu0 IT (15825) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +15861 clk cpu0 R X1 0000000000000000 +15862 clk cpu0 IT (15826) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +15862 clk cpu0 R cpsr 820003c5 +15863 clk cpu0 IT (15827) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +15863 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002c0007 +15863 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00000001 +15863 clk cpu0 R SP_EL1 0000000003700610 +15863 clk cpu0 R X0 00000000002C0007 +15863 clk cpu0 R X1 0000000000000001 +15864 clk cpu0 IT (15828) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +15865 clk cpu0 IT (15829) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +15865 clk cpu0 MW8 03700600:000000f00600_NS 00000000_90000000 +15865 clk cpu0 MW8 03700608:000000f00608_NS 03ff8000_03ff8000 +15865 clk cpu0 R SP_EL1 0000000003700600 +15866 clk cpu0 IT (15830) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +15866 clk cpu0 R X6 0000000000000001 +15867 clk cpu0 IT (15831) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +15867 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +15867 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +15867 clk cpu0 R SP_EL1 00000000037005F0 +15868 clk cpu0 IT (15832) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +15868 clk cpu0 MW8 037005e0:000000f005e0_NS ffffffff_fe00000f +15868 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_0001111c +15868 clk cpu0 R SP_EL1 00000000037005E0 +15869 clk cpu0 IT (15833) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +15869 clk cpu0 R X3 0000000000000000 +15870 clk cpu0 IT (15834) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +15870 clk cpu0 R cpsr 820003c5 +15871 clk cpu0 IS (15835) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +15872 clk cpu0 IT (15836) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +15872 clk cpu0 R X3 0000000000000000 +15873 clk cpu0 IT (15837) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +15873 clk cpu0 R cpsr 820003c5 +15874 clk cpu0 IS (15838) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +15875 clk cpu0 IT (15839) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +15875 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +15875 clk cpu0 R X2 0000000000035A00 +15876 clk cpu0 IT (15840) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +15877 clk cpu0 IT (15841) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +15877 clk cpu0 R X3 0000000000000058 +15878 clk cpu0 IT (15842) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +15878 clk cpu0 R X3 0000000000000058 +15879 clk cpu0 IT (15843) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +15879 clk cpu0 R X3 00000000000002C0 +15880 clk cpu0 IT (15844) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +15880 clk cpu0 R X2 0000000000035CC0 +15881 clk cpu0 IT (15845) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +15881 clk cpu0 MR8 00035cc0:000010035cc0_NS 00000000_00036de4 +15881 clk cpu0 R X4 0000000000036DE4 +15882 clk cpu0 IT (15846) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +15882 clk cpu0 R cpsr 82000bc5 +15882 clk cpu0 R X30 0000000000035990 +15883 clk cpu0 IT (15847) 00036de4:000010036de4_NS d5389b20 O EL1h_n : MRS x0,s3_0_c9_c11_1 +15883 clk cpu0 R cpsr 820003c5 +15883 clk cpu0 R X0 0000000023002399 +15884 clk cpu0 IT (15848) 00036de8:000010036de8_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +15884 clk cpu0 R cpsr 820003c5 +15885 clk cpu0 IT (15849) 00036dec:000010036dec_NS 54000041 O EL1h_n : B.NE 0x36df4 +15886 clk cpu0 IT (15850) 00036df4:000010036df4_NS d65f03c0 O EL1h_n : RET +15887 clk cpu0 IT (15851) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +15887 clk cpu0 MR8 037005e0:000000f005e0_NS ffffffff_fe00000f +15887 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_0001111c +15887 clk cpu0 R SP_EL1 00000000037005F0 +15887 clk cpu0 R X29 FFFFFFFFFE00000F +15887 clk cpu0 R X30 000000000001111C +15888 clk cpu0 IT (15852) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +15888 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +15888 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +15888 clk cpu0 R SP_EL1 0000000003700600 +15888 clk cpu0 R X2 0000000000000001 +15888 clk cpu0 R X3 0000000000000000 +15889 clk cpu0 IT (15853) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +15889 clk cpu0 MR8 03700600:000000f00600_NS 00000000_90000000 +15889 clk cpu0 MR8 03700608:000000f00608_NS 03ff8000_03ff8000 +15889 clk cpu0 R SP_EL1 0000000003700610 +15889 clk cpu0 R X6 0000000090000000 +15889 clk cpu0 R X7 03FF800003FF8000 +15890 clk cpu0 IT (15854) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +15890 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +15890 clk cpu0 MR8 03700618:000000f00618_NS f800f800_f800f800 +15890 clk cpu0 R SP_EL1 0000000003700620 +15890 clk cpu0 R X4 0000000000000000 +15890 clk cpu0 R X5 F800F800F800F800 +15891 clk cpu0 IT (15855) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +15891 clk cpu0 R cpsr 820003c5 +15891 clk cpu0 R PMBIDR_EL1 00000030 +15891 clk cpu0 R TRBIDR_EL1 000000000000002b +15892 clk cpu0 IT (15856) 000a4bec:0000100a4bec_NS d65f03c0 O EL1h_n : RET +15893 clk cpu0 IT (15857) 0001111c:00001001111c_NS 52800029 O EL1h_n : MOV w9,#1 +15893 clk cpu0 R X9 0000000000000001 +15894 clk cpu0 IT (15858) 00011120:000010011120_NS f90003e0 O EL1h_n : STR x0,[sp,#0] +15894 clk cpu0 MW8 03700620:000000f00620_NS 00000000_23002399 +15895 clk cpu0 IT (15859) 00011124:000010011124_NS 2a0903e0 O EL1h_n : MOV w0,w9 +15895 clk cpu0 R X0 0000000000000001 +15896 clk cpu0 IT (15860) 00011128:000010011128_NS f00001c1 O EL1h_n : ADRP x1,0x4c128 +15896 clk cpu0 R X1 000000000004C000 +15897 clk cpu0 IT (15861) 0001112c:00001001112c_NS 9132ec21 O EL1h_n : ADD x1,x1,#0xcbb +15897 clk cpu0 R X1 000000000004CCBB +15898 clk cpu0 IT (15862) 00011130:000010011130_NS f94003e2 O EL1h_n : LDR x2,[sp,#0] +15898 clk cpu0 MR8 03700620:000000f00620_NS 00000000_23002399 +15898 clk cpu0 R X2 0000000023002399 +15899 clk cpu0 IT (15863) 00011134:000010011134_NS 94022ce6 O EL1h_n : BL 0x9c4cc +15899 clk cpu0 R X30 0000000000011138 +15900 clk cpu0 IT (15864) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +15900 clk cpu0 R SP_EL1 0000000003700590 +15901 clk cpu0 IT (15865) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +15901 clk cpu0 R X8 0000000006216000 +15902 clk cpu0 IT (15866) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +15902 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +15902 clk cpu0 R X8 0000000000000003 +15902 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 CLEAN 0x0000162420c0_NS +15902 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 INVAL 0x0000162420c0_NS +15902 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0106 ALLOC 0x0000152160c0_NS +15902 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0831 ALLOC 0x0000162420c0_NS +15903 clk cpu0 IT (15867) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +15903 clk cpu0 MW8 03700600:000000f00600_NS 00000000_02f00028 +15903 clk cpu0 MW8 03700608:000000f00608_NS ff83ff83_ff83ff83 +15904 clk cpu0 IT (15868) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +15904 clk cpu0 MW8 03700610:000000f00610_NS 00000000_062160a2 +15904 clk cpu0 MW8 03700618:000000f00618_NS 00000000_00011138 +15905 clk cpu0 IT (15869) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +15905 clk cpu0 MW8 03700590:000000f00590_NS 00000000_23002399 +15905 clk cpu0 MW8 03700598:000000f00598_NS 00000000_00000000 +15906 clk cpu0 IT (15870) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +15906 clk cpu0 R cpsr 220003c5 +15907 clk cpu0 IT (15871) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +15907 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_00000000 +15907 clk cpu0 MW8 037005a8:000000f005a8_NS f800f800_f800f800 +15908 clk cpu0 IT (15872) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +15908 clk cpu0 MW8 037005b0:000000f005b0_NS 00000000_90000000 +15908 clk cpu0 MW8 037005b8:000000f005b8_NS 03ff8000_03ff8000 +15909 clk cpu0 IT (15873) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +15909 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000000 +15909 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +15910 clk cpu0 IT (15874) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +15910 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000000 +15910 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000000 +15911 clk cpu0 IS (15875) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +15912 clk cpu0 IT (15876) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +15912 clk cpu0 R X20 0000000003008000 +15913 clk cpu0 IT (15877) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +15913 clk cpu0 R X20 0000000003008528 +15914 clk cpu0 IT (15878) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +15914 clk cpu0 R X0 0000000003008528 +15915 clk cpu0 IT (15879) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +15915 clk cpu0 R X19 000000000004CCBB +15916 clk cpu0 IT (15880) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +15916 clk cpu0 R X30 000000000009C510 +15917 clk cpu0 IT (15881) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +15917 clk cpu0 R X8 0000000006216000 +15918 clk cpu0 IT (15882) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +15918 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +15918 clk cpu0 R X8 0000000000000001 +15918 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0103 INVAL 0x000070472040_NS +15918 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0103 ALLOC 0x000015216040_NS +15919 clk cpu0 IT (15883) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +15919 clk cpu0 R cpsr 820003c5 +15920 clk cpu0 IT (15884) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +15921 clk cpu0 IT (15885) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +15922 clk cpu0 IT (15886) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +15922 clk cpu0 R X9 0000000003700590 +15923 clk cpu0 IT (15887) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +15923 clk cpu0 R X8 00000000FFFFFFD0 +15924 clk cpu0 IT (15888) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +15924 clk cpu0 R X10 0000000003700620 +15925 clk cpu0 IT (15889) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +15925 clk cpu0 R X9 00000000037005C0 +15926 clk cpu0 IT (15890) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +15926 clk cpu0 R X0 0000000000000000 +15927 clk cpu0 IT (15891) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +15927 clk cpu0 R X1 0000000000000000 +15928 clk cpu0 IT (15892) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +15928 clk cpu0 R X2 0000000000000000 +15929 clk cpu0 IT (15893) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +15929 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_ffffffd0 +15930 clk cpu0 IT (15894) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +15930 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_03700620 +15930 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_037005c0 +15931 clk cpu0 IT (15895) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +15932 clk cpu0 IT (15896) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +15932 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_037005c0 +15932 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +15932 clk cpu0 R X8 0000000000000000 +15932 clk cpu0 R X10 00000000037005C0 +15933 clk cpu0 IT (15897) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +15933 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_03700620 +15933 clk cpu0 R X9 0000000003700620 +15934 clk cpu0 IT (15898) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +15934 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_ffffffd0 +15934 clk cpu0 R X11 00000000FFFFFFD0 +15935 clk cpu0 IT (15899) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +15935 clk cpu0 R X21 0000000000000000 +15936 clk cpu0 IT (15900) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +15936 clk cpu0 R X1 00000000037005C0 +15937 clk cpu0 IT (15901) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +15937 clk cpu0 R X0 000000000004CCBB +15938 clk cpu0 IT (15902) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +15938 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_037005c0 +15938 clk cpu0 MW8 037005d0:000000f005d0_NS 00000000_00000000 +15939 clk cpu0 IT (15903) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +15939 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_03700620 +15940 clk cpu0 IT (15904) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +15940 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_ffffffd0 +15941 clk cpu0 IT (15905) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +15941 clk cpu0 R X30 000000000009C560 +15942 clk cpu0 IT (15906) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +15942 clk cpu0 R SP_EL1 00000000037004F0 +15943 clk cpu0 IT (15907) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +15943 clk cpu0 MW8 03700580:000000f00580_NS 00000000_0004ccbb +15943 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0009c560 +15944 clk cpu0 IT (15908) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +15944 clk cpu0 R X19 00000000037005C0 +15945 clk cpu0 IT (15909) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +15945 clk cpu0 R X1 000000000004C000 +15946 clk cpu0 IT (15910) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +15946 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00000000 +15946 clk cpu0 MW8 03700578:000000f00578_NS 00000000_03008528 +15947 clk cpu0 IT (15911) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +15947 clk cpu0 R X20 000000000004CCBB +15948 clk cpu0 IT (15912) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +15948 clk cpu0 R X1 000000000004C00B +15949 clk cpu0 IT (15913) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +15949 clk cpu0 R X0 00000000037004F4 +15950 clk cpu0 IT (15914) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +15950 clk cpu0 R X2 000000000000003B +15951 clk cpu0 IT (15915) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +15951 clk cpu0 MW8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +15952 clk cpu0 IT (15916) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +15952 clk cpu0 MW8 03700540:000000f00540_NS 00010001_00010001 +15952 clk cpu0 MW8 03700548:000000f00548_NS ffe000ff_ffe000ff +15953 clk cpu0 IT (15917) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +15953 clk cpu0 MW8 03700550:000000f00550_NS 00000000_0000003c +15953 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00007c00 +15954 clk cpu0 IT (15918) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +15954 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00000000 +15954 clk cpu0 MW8 03700568:000000f00568_NS 00000000_90000000 +15955 clk cpu0 IT (15919) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +15955 clk cpu0 R X30 0000000000092B80 +15956 clk cpu0 IT (15920) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +15956 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_037005c0 +15956 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_00092b80 +15956 clk cpu0 R SP_EL1 00000000037004E0 +15957 clk cpu0 IT (15921) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +15957 clk cpu0 R X19 00000000037004F4 +15958 clk cpu0 IT (15922) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +15958 clk cpu0 R X30 00000000000104DC +15959 clk cpu0 IT (15923) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +15959 clk cpu0 R cpsr 220003c5 +15960 clk cpu0 IS (15924) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +15961 clk cpu0 IT (15925) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +15961 clk cpu0 R cpsr 420003c5 +15962 clk cpu0 IT (15926) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +15963 clk cpu0 IT (15927) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +15963 clk cpu0 R cpsr 020003c5 +15963 clk cpu0 R X10 0000000000000003 +15964 clk cpu0 IS (15928) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +15965 clk cpu0 IT (15929) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +15965 clk cpu0 R X9 0000000000000020 +15966 clk cpu0 IT (15930) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +15966 clk cpu0 R X8 000000000004C008 +15967 clk cpu0 IT (15931) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +15967 clk cpu0 R cpsr 220003c5 +15968 clk cpu0 IT (15932) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +15968 clk cpu0 R X9 0000000000000008 +15969 clk cpu0 IS (15933) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +15970 clk cpu0 IT (15934) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +15970 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +15970 clk cpu0 R X12 000000000A00000A +15971 clk cpu0 IT (15935) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +15971 clk cpu0 R X10 0000000000000018 +15972 clk cpu0 IT (15936) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +15972 clk cpu0 R X11 000000000000003B +15973 clk cpu0 IT (15937) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15973 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +15973 clk cpu0 R X8 000000000004C00C +15973 clk cpu0 R X13 000000006F727245 +15974 clk cpu0 IT (15938) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15974 clk cpu0 R X12 000000000000000A +15975 clk cpu0 IT (15939) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15975 clk cpu0 R X11 0000000000000037 +15976 clk cpu0 IT (15940) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15976 clk cpu0 R cpsr 220003c5 +15977 clk cpu0 IT (15941) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15977 clk cpu0 R X14 0000000072724500 +15978 clk cpu0 IT (15942) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15978 clk cpu0 R X12 000000007272450A +15979 clk cpu0 IT (15943) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15979 clk cpu0 MW4 037004f4:000000f004f4_NS 7272450a +15979 clk cpu0 R X0 00000000037004F8 +15980 clk cpu0 IT (15944) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15980 clk cpu0 R X12 000000006F727245 +15981 clk cpu0 IT (15945) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15982 clk cpu0 IT (15946) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15982 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +15982 clk cpu0 R X8 000000000004C010 +15982 clk cpu0 R X13 0000000049203A72 +15983 clk cpu0 IT (15947) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15983 clk cpu0 R X12 000000000000006F +15984 clk cpu0 IT (15948) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15984 clk cpu0 R X11 0000000000000033 +15985 clk cpu0 IT (15949) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15985 clk cpu0 R cpsr 220003c5 +15986 clk cpu0 IT (15950) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15986 clk cpu0 R X14 00000000203A7200 +15987 clk cpu0 IT (15951) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15987 clk cpu0 R X12 00000000203A726F +15988 clk cpu0 IT (15952) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15988 clk cpu0 MW4 037004f8:000000f004f8_NS 203a726f +15988 clk cpu0 R X0 00000000037004FC +15989 clk cpu0 IT (15953) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15989 clk cpu0 R X12 0000000049203A72 +15990 clk cpu0 IT (15954) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +15991 clk cpu0 IT (15955) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +15991 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +15991 clk cpu0 R X8 000000000004C014 +15991 clk cpu0 R X13 0000000067656C6C +15992 clk cpu0 IT (15956) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +15992 clk cpu0 R X12 0000000000000049 +15993 clk cpu0 IT (15957) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +15993 clk cpu0 R X11 000000000000002F +15994 clk cpu0 IT (15958) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +15994 clk cpu0 R cpsr 220003c5 +15995 clk cpu0 IT (15959) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +15995 clk cpu0 R X14 00000000656C6C00 +15996 clk cpu0 IT (15960) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +15996 clk cpu0 R X12 00000000656C6C49 +15997 clk cpu0 IT (15961) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +15997 clk cpu0 MW4 037004fc:000000f004fc_NS 656c6c49 +15997 clk cpu0 R X0 0000000003700500 +15998 clk cpu0 IT (15962) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +15998 clk cpu0 R X12 0000000067656C6C +15999 clk cpu0 IT (15963) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16000 clk cpu0 IT (15964) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16000 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +16000 clk cpu0 R X8 000000000004C018 +16000 clk cpu0 R X13 0000000066206C61 +16001 clk cpu0 IT (15965) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16001 clk cpu0 R X12 0000000000000067 +16002 clk cpu0 IT (15966) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16002 clk cpu0 R X11 000000000000002B +16003 clk cpu0 IT (15967) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16003 clk cpu0 R cpsr 220003c5 +16004 clk cpu0 IT (15968) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16004 clk cpu0 R X14 00000000206C6100 +16005 clk cpu0 IT (15969) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16005 clk cpu0 R X12 00000000206C6167 +16006 clk cpu0 IT (15970) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16006 clk cpu0 MW4 03700500:000000f00500_NS 206c6167 +16006 clk cpu0 R X0 0000000003700504 +16007 clk cpu0 IT (15971) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16007 clk cpu0 R X12 0000000066206C61 +16008 clk cpu0 IT (15972) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16009 clk cpu0 IT (15973) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16009 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +16009 clk cpu0 R X8 000000000004C01C +16009 clk cpu0 R X13 00000000616D726F +16010 clk cpu0 IT (15974) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16010 clk cpu0 R X12 0000000000000066 +16011 clk cpu0 IT (15975) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16011 clk cpu0 R X11 0000000000000027 +16012 clk cpu0 IT (15976) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16012 clk cpu0 R cpsr 220003c5 +16013 clk cpu0 IT (15977) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16013 clk cpu0 R X14 000000006D726F00 +16014 clk cpu0 IT (15978) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16014 clk cpu0 R X12 000000006D726F66 +16015 clk cpu0 IT (15979) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16015 clk cpu0 MW4 03700504:000000f00504_NS 6d726f66 +16015 clk cpu0 R X0 0000000003700508 +16016 clk cpu0 IT (15980) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16016 clk cpu0 R X12 00000000616D726F +16017 clk cpu0 IT (15981) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16018 clk cpu0 IT (15982) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16018 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +16018 clk cpu0 R X8 000000000004C020 +16018 clk cpu0 R X13 0000000070732074 +16019 clk cpu0 IT (15983) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16019 clk cpu0 R X12 0000000000000061 +16020 clk cpu0 IT (15984) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16020 clk cpu0 R X11 0000000000000023 +16021 clk cpu0 IT (15985) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16021 clk cpu0 R cpsr 220003c5 +16022 clk cpu0 IT (15986) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16022 clk cpu0 R X14 0000000073207400 +16023 clk cpu0 IT (15987) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16023 clk cpu0 R X12 0000000073207461 +16024 clk cpu0 IT (15988) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16024 clk cpu0 MW4 03700508:000000f00508_NS 73207461 +16024 clk cpu0 R X0 000000000370050C +16025 clk cpu0 IT (15989) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16025 clk cpu0 R X12 0000000070732074 +16026 clk cpu0 IT (15990) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16027 clk cpu0 IT (15991) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16027 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +16027 clk cpu0 R X8 000000000004C024 +16027 clk cpu0 R X13 0000000066696365 +16028 clk cpu0 IT (15992) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16028 clk cpu0 R X12 0000000000000070 +16029 clk cpu0 IT (15993) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16029 clk cpu0 R X11 000000000000001F +16030 clk cpu0 IT (15994) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16030 clk cpu0 R cpsr 220003c5 +16031 clk cpu0 IT (15995) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16031 clk cpu0 R X14 0000000069636500 +16032 clk cpu0 IT (15996) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16032 clk cpu0 R X12 0000000069636570 +16033 clk cpu0 IT (15997) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16033 clk cpu0 MW4 0370050c:000000f0050c_NS 69636570 +16033 clk cpu0 R X0 0000000003700510 +16034 clk cpu0 IT (15998) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16034 clk cpu0 R X12 0000000066696365 +16035 clk cpu0 IT (15999) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16036 clk cpu0 IT (16000) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16036 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +16036 clk cpu0 R X8 000000000004C028 +16036 clk cpu0 R X13 0000000020726569 +16037 clk cpu0 IT (16001) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16037 clk cpu0 R X12 0000000000000066 +16038 clk cpu0 IT (16002) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16038 clk cpu0 R X11 000000000000001B +16039 clk cpu0 IT (16003) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16039 clk cpu0 R cpsr 220003c5 +16040 clk cpu0 IT (16004) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16040 clk cpu0 R X14 0000000072656900 +16041 clk cpu0 IT (16005) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16041 clk cpu0 R X12 0000000072656966 +16042 clk cpu0 IT (16006) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16042 clk cpu0 MW4 03700510:000000f00510_NS 72656966 +16042 clk cpu0 R X0 0000000003700514 +16043 clk cpu0 IT (16007) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16043 clk cpu0 R X12 0000000020726569 +16044 clk cpu0 IT (16008) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16045 clk cpu0 IT (16009) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16045 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +16045 clk cpu0 R X8 000000000004C02C +16045 clk cpu0 R X13 0000000064657375 +16046 clk cpu0 IT (16010) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16046 clk cpu0 R X12 0000000000000020 +16047 clk cpu0 IT (16011) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16047 clk cpu0 R X11 0000000000000017 +16048 clk cpu0 IT (16012) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16048 clk cpu0 R cpsr 220003c5 +16049 clk cpu0 IT (16013) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16049 clk cpu0 R X14 0000000065737500 +16050 clk cpu0 IT (16014) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16050 clk cpu0 R X12 0000000065737520 +16051 clk cpu0 IT (16015) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16051 clk cpu0 MW4 03700514:000000f00514_NS 65737520 +16051 clk cpu0 R X0 0000000003700518 +16052 clk cpu0 IT (16016) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16052 clk cpu0 R X12 0000000064657375 +16053 clk cpu0 IT (16017) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16054 clk cpu0 IT (16018) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16054 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +16054 clk cpu0 R X8 000000000004C030 +16054 clk cpu0 R X13 000000005F27203A +16055 clk cpu0 IT (16019) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16055 clk cpu0 R X12 0000000000000064 +16056 clk cpu0 IT (16020) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16056 clk cpu0 R X11 0000000000000013 +16057 clk cpu0 IT (16021) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16057 clk cpu0 R cpsr 220003c5 +16058 clk cpu0 IT (16022) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16058 clk cpu0 R X14 0000000027203A00 +16059 clk cpu0 IT (16023) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16059 clk cpu0 R X12 0000000027203A64 +16060 clk cpu0 IT (16024) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16060 clk cpu0 MW4 03700518:000000f00518_NS 27203a64 +16060 clk cpu0 R X0 000000000370051C +16061 clk cpu0 IT (16025) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16061 clk cpu0 R X12 000000005F27203A +16062 clk cpu0 IT (16026) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16063 clk cpu0 IT (16027) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16063 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +16063 clk cpu0 R X8 000000000004C034 +16063 clk cpu0 R X13 0000000045202E27 +16064 clk cpu0 IT (16028) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16064 clk cpu0 R X12 000000000000005F +16065 clk cpu0 IT (16029) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16065 clk cpu0 R X11 000000000000000F +16066 clk cpu0 IT (16030) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16066 clk cpu0 R cpsr 220003c5 +16067 clk cpu0 IT (16031) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16067 clk cpu0 R X14 00000000202E2700 +16068 clk cpu0 IT (16032) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16068 clk cpu0 R X12 00000000202E275F +16069 clk cpu0 IT (16033) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16069 clk cpu0 MW4 0370051c:000000f0051c_NS 202e275f +16069 clk cpu0 R X0 0000000003700520 +16070 clk cpu0 IT (16034) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16070 clk cpu0 R X12 0000000045202E27 +16071 clk cpu0 IT (16035) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16072 clk cpu0 IT (16036) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16072 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +16072 clk cpu0 R X8 000000000004C038 +16072 clk cpu0 R X13 000000006E69646E +16073 clk cpu0 IT (16037) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16073 clk cpu0 R X12 0000000000000045 +16074 clk cpu0 IT (16038) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16074 clk cpu0 R X11 000000000000000B +16075 clk cpu0 IT (16039) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16075 clk cpu0 R cpsr 220003c5 +16076 clk cpu0 IT (16040) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16076 clk cpu0 R X14 0000000069646E00 +16077 clk cpu0 IT (16041) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16077 clk cpu0 R X12 0000000069646E45 +16078 clk cpu0 IT (16042) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16078 clk cpu0 MW4 03700520:000000f00520_NS 69646e45 +16078 clk cpu0 R X0 0000000003700524 +16079 clk cpu0 IT (16043) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16079 clk cpu0 R X12 000000006E69646E +16080 clk cpu0 IT (16044) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16081 clk cpu0 IT (16045) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16081 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +16081 clk cpu0 R X8 000000000004C03C +16081 clk cpu0 R X13 0000000065542067 +16082 clk cpu0 IT (16046) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16082 clk cpu0 R X12 000000000000006E +16083 clk cpu0 IT (16047) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16083 clk cpu0 R X11 0000000000000007 +16084 clk cpu0 IT (16048) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16084 clk cpu0 R cpsr 220003c5 +16085 clk cpu0 IT (16049) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16085 clk cpu0 R X14 0000000054206700 +16086 clk cpu0 IT (16050) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16086 clk cpu0 R X12 000000005420676E +16087 clk cpu0 IT (16051) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16087 clk cpu0 MW4 03700524:000000f00524_NS 5420676e +16087 clk cpu0 R X0 0000000003700528 +16088 clk cpu0 IT (16052) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16088 clk cpu0 R X12 0000000065542067 +16089 clk cpu0 IT (16053) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16090 clk cpu0 IT (16054) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16090 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +16090 clk cpu0 R X8 000000000004C040 +16090 clk cpu0 R X13 000000000A2E7473 +16091 clk cpu0 IT (16055) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16091 clk cpu0 R X12 0000000000000065 +16092 clk cpu0 IT (16056) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16092 clk cpu0 R X11 0000000000000003 +16093 clk cpu0 IT (16057) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16093 clk cpu0 R cpsr 620003c5 +16094 clk cpu0 IT (16058) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16094 clk cpu0 R X14 000000002E747300 +16095 clk cpu0 IT (16059) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16095 clk cpu0 R X12 000000002E747365 +16096 clk cpu0 IT (16060) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16096 clk cpu0 MW4 03700528:000000f00528_NS 2e747365 +16096 clk cpu0 R X0 000000000370052C +16097 clk cpu0 IT (16061) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16097 clk cpu0 R X12 000000000A2E7473 +16098 clk cpu0 IS (16062) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16099 clk cpu0 IT (16063) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +16099 clk cpu0 R X2 0000000000000003 +16100 clk cpu0 IT (16064) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +16100 clk cpu0 R X9 0000000000000001 +16101 clk cpu0 IT (16065) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +16101 clk cpu0 R X8 000000000004C03F +16102 clk cpu0 IT (16066) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +16102 clk cpu0 R X1 000000000004C043 +16103 clk cpu0 IT (16067) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +16103 clk cpu0 R cpsr 220003c5 +16104 clk cpu0 IS (16068) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +16105 clk cpu0 IT (16069) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +16105 clk cpu0 MR1 0004c043:00001004c043_NS 0a +16105 clk cpu0 R X8 000000000000000A +16106 clk cpu0 IT (16070) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +16106 clk cpu0 MW1 0370052c:000000f0052c_NS 0a +16107 clk cpu0 IS (16071) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +16108 clk cpu0 IT (16072) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +16108 clk cpu0 MR1 0004c044:00001004c044_NS 00 +16108 clk cpu0 R X8 0000000000000000 +16109 clk cpu0 IT (16073) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +16109 clk cpu0 R cpsr 620003c5 +16110 clk cpu0 IT (16074) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +16110 clk cpu0 MW1 0370052d:000000f0052d_NS 00 +16111 clk cpu0 IS (16075) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +16112 clk cpu0 IT (16076) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +16112 clk cpu0 MR1 0004c045:00001004c045_NS 00 +16112 clk cpu0 R X8 0000000000000000 +16113 clk cpu0 IT (16077) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +16113 clk cpu0 MW1 0370052e:000000f0052e_NS 00 +16114 clk cpu0 IT (16078) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +16115 clk cpu0 IT (16079) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +16115 clk cpu0 R X0 00000000037004F4 +16116 clk cpu0 IT (16080) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +16116 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_037005c0 +16116 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_00092b80 +16116 clk cpu0 R SP_EL1 00000000037004F0 +16116 clk cpu0 R X19 00000000037005C0 +16116 clk cpu0 R X30 0000000000092B80 +16117 clk cpu0 IT (16081) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +16118 clk cpu0 IT (16082) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +16118 clk cpu0 R X22 000000000004C000 +16119 clk cpu0 IT (16083) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +16119 clk cpu0 R X23 000000000004C000 +16120 clk cpu0 IT (16084) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +16120 clk cpu0 R X26 0000000000000000 +16121 clk cpu0 IT (16085) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +16121 clk cpu0 R X21 0000000003029000 +16122 clk cpu0 IT (16086) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +16122 clk cpu0 R X22 000000000004C108 +16123 clk cpu0 IT (16087) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +16123 clk cpu0 R X23 000000000004C129 +16124 clk cpu0 IT (16088) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +16124 clk cpu0 R X24 0000000003041000 +16125 clk cpu0 IT (16089) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +16125 clk cpu0 R X25 0000000006216000 +16126 clk cpu0 IT (16090) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +16127 clk cpu0 IT (16091) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16127 clk cpu0 MR1 0004ccbb:00001004ccbb_NS 0a +16127 clk cpu0 R X8 000000000000000A +16128 clk cpu0 IT (16092) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16128 clk cpu0 R cpsr 820003c5 +16129 clk cpu0 IS (16093) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16130 clk cpu0 IS (16094) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16131 clk cpu0 IT (16095) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16131 clk cpu0 R cpsr 020003c5 +16132 clk cpu0 IT (16096) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16133 clk cpu0 IT (16097) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16133 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16133 clk cpu0 R X9 0000000013000000 +16134 clk cpu0 IT (16098) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16134 clk cpu0 R X27 000000000004CCBB +16135 clk cpu0 IT (16099) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16135 clk cpu0 R X20 000000000004CCBC +TUBE CPU0: +16136 clk cpu0 IT (16100) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16136 clk cpu0 MW1 13000000:000013000000_NS 0a +16137 clk cpu0 IT (16101) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16137 clk cpu0 MR1 0004ccbc:00001004ccbc_NS 54 +16137 clk cpu0 R X8 0000000000000054 +16138 clk cpu0 IT (16102) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16138 clk cpu0 R cpsr 220003c5 +16139 clk cpu0 IS (16103) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16140 clk cpu0 IS (16104) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16141 clk cpu0 IT (16105) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16141 clk cpu0 R cpsr 020003c5 +16142 clk cpu0 IT (16106) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16143 clk cpu0 IT (16107) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16143 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16143 clk cpu0 R X9 0000000013000000 +16144 clk cpu0 IT (16108) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16144 clk cpu0 R X27 000000000004CCBC +16145 clk cpu0 IT (16109) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16145 clk cpu0 R X20 000000000004CCBD +16146 clk cpu0 IT (16110) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16146 clk cpu0 MW1 13000000:000013000000_NS 54 +16147 clk cpu0 IT (16111) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16147 clk cpu0 MR1 0004ccbd:00001004ccbd_NS 52 +16147 clk cpu0 R X8 0000000000000052 +16148 clk cpu0 IT (16112) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16148 clk cpu0 R cpsr 220003c5 +16149 clk cpu0 IS (16113) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16150 clk cpu0 IS (16114) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16151 clk cpu0 IT (16115) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16151 clk cpu0 R cpsr 020003c5 +16152 clk cpu0 IT (16116) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16153 clk cpu0 IT (16117) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16153 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16153 clk cpu0 R X9 0000000013000000 +16154 clk cpu0 IT (16118) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16154 clk cpu0 R X27 000000000004CCBD +16155 clk cpu0 IT (16119) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16155 clk cpu0 R X20 000000000004CCBE +16156 clk cpu0 IT (16120) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16156 clk cpu0 MW1 13000000:000013000000_NS 52 +16157 clk cpu0 IT (16121) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16157 clk cpu0 MR1 0004ccbe:00001004ccbe_NS 42 +16157 clk cpu0 R X8 0000000000000042 +16158 clk cpu0 IT (16122) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16158 clk cpu0 R cpsr 220003c5 +16159 clk cpu0 IS (16123) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16160 clk cpu0 IS (16124) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16161 clk cpu0 IT (16125) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16161 clk cpu0 R cpsr 020003c5 +16162 clk cpu0 IT (16126) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16163 clk cpu0 IT (16127) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16163 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16163 clk cpu0 R X9 0000000013000000 +16164 clk cpu0 IT (16128) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16164 clk cpu0 R X27 000000000004CCBE +16165 clk cpu0 IT (16129) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16165 clk cpu0 R X20 000000000004CCBF +16166 clk cpu0 IT (16130) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16166 clk cpu0 MW1 13000000:000013000000_NS 42 +16167 clk cpu0 IT (16131) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16167 clk cpu0 MR1 0004ccbf:00001004ccbf_NS 50 +16167 clk cpu0 R X8 0000000000000050 +16168 clk cpu0 IT (16132) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16168 clk cpu0 R cpsr 220003c5 +16169 clk cpu0 IS (16133) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16170 clk cpu0 IS (16134) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16171 clk cpu0 IT (16135) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16171 clk cpu0 R cpsr 020003c5 +16172 clk cpu0 IT (16136) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16173 clk cpu0 IT (16137) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16173 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16173 clk cpu0 R X9 0000000013000000 +16174 clk cpu0 IT (16138) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16174 clk cpu0 R X27 000000000004CCBF +16175 clk cpu0 IT (16139) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16175 clk cpu0 R X20 000000000004CCC0 +16176 clk cpu0 IT (16140) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16176 clk cpu0 MW1 13000000:000013000000_NS 50 +16177 clk cpu0 IT (16141) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16177 clk cpu0 MR1 0004ccc0:00001004ccc0_NS 54 +16177 clk cpu0 R X8 0000000000000054 +16178 clk cpu0 IT (16142) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16178 clk cpu0 R cpsr 220003c5 +16179 clk cpu0 IS (16143) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16180 clk cpu0 IS (16144) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16181 clk cpu0 IT (16145) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16181 clk cpu0 R cpsr 420003c5 +16182 clk cpu0 IS (16146) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16183 clk cpu0 IT (16147) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +16183 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +16183 clk cpu0 R X8 0000000000000000 +16184 clk cpu0 IT (16148) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +16184 clk cpu0 MR8 0004ccc0:00001004ccc0_NS 0a782520_3d205254 +16184 clk cpu0 R X0 0A7825203D205254 +16185 clk cpu0 IT (16149) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +16185 clk cpu0 R cpsr 820003c5 +16186 clk cpu0 IT (16150) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +16187 clk cpu0 IT (16151) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +16187 clk cpu0 R X27 0000000000000000 +16188 clk cpu0 IT (16152) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +16188 clk cpu0 R X28 000000000004CCC0 +16189 clk cpu0 IT (16153) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +16189 clk cpu0 R X8 00000000FFFFFFF8 +16190 clk cpu0 IT (16154) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16190 clk cpu0 R cpsr 020003c5 +16190 clk cpu0 R X9 0000000000000054 +16191 clk cpu0 IS (16155) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16192 clk cpu0 IT (16156) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16192 clk cpu0 R cpsr 220003c5 +16193 clk cpu0 IS (16157) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16194 clk cpu0 IT (16158) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16194 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16194 clk cpu0 R X9 0000000013000000 +16195 clk cpu0 IT (16159) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16195 clk cpu0 R cpsr 820003c5 +16195 clk cpu0 R X8 00000000FFFFFFF9 +16196 clk cpu0 IT (16160) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16196 clk cpu0 MW1 13000000:000013000000_NS 54 +16197 clk cpu0 IT (16161) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16197 clk cpu0 R X0 000A7825203D2052 +16198 clk cpu0 IT (16162) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16199 clk cpu0 IT (16163) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16199 clk cpu0 R cpsr 020003c5 +16199 clk cpu0 R X9 0000000000000052 +16200 clk cpu0 IS (16164) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16201 clk cpu0 IT (16165) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16201 clk cpu0 R cpsr 220003c5 +16202 clk cpu0 IS (16166) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16203 clk cpu0 IT (16167) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16203 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16203 clk cpu0 R X9 0000000013000000 +16204 clk cpu0 IT (16168) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16204 clk cpu0 R cpsr 820003c5 +16204 clk cpu0 R X8 00000000FFFFFFFA +16205 clk cpu0 IT (16169) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16205 clk cpu0 MW1 13000000:000013000000_NS 52 +16206 clk cpu0 IT (16170) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16206 clk cpu0 R X0 00000A7825203D20 +16207 clk cpu0 IT (16171) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16208 clk cpu0 IT (16172) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16208 clk cpu0 R cpsr 020003c5 +16208 clk cpu0 R X9 0000000000000020 +16209 clk cpu0 IS (16173) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16210 clk cpu0 IT (16174) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16210 clk cpu0 R cpsr 820003c5 +16211 clk cpu0 IS (16175) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16212 clk cpu0 IT (16176) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16212 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16212 clk cpu0 R X9 0000000013000000 +16213 clk cpu0 IT (16177) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16213 clk cpu0 R cpsr 820003c5 +16213 clk cpu0 R X8 00000000FFFFFFFB +16214 clk cpu0 IT (16178) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16214 clk cpu0 MW1 13000000:000013000000_NS 20 +16215 clk cpu0 IT (16179) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16215 clk cpu0 R X0 0000000A7825203D +16216 clk cpu0 IT (16180) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16217 clk cpu0 IT (16181) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16217 clk cpu0 R cpsr 020003c5 +16217 clk cpu0 R X9 000000000000003D +16218 clk cpu0 IS (16182) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16219 clk cpu0 IT (16183) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16219 clk cpu0 R cpsr 220003c5 +16220 clk cpu0 IS (16184) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16221 clk cpu0 IT (16185) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16221 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16221 clk cpu0 R X9 0000000013000000 +16222 clk cpu0 IT (16186) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16222 clk cpu0 R cpsr 820003c5 +16222 clk cpu0 R X8 00000000FFFFFFFC +16223 clk cpu0 IT (16187) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16223 clk cpu0 MW1 13000000:000013000000_NS 3d +16224 clk cpu0 IT (16188) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16224 clk cpu0 R X0 000000000A782520 +16225 clk cpu0 IT (16189) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16226 clk cpu0 IT (16190) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16226 clk cpu0 R cpsr 020003c5 +16226 clk cpu0 R X9 0000000000000020 +16227 clk cpu0 IS (16191) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16228 clk cpu0 IT (16192) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16228 clk cpu0 R cpsr 820003c5 +16229 clk cpu0 IS (16193) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16230 clk cpu0 IT (16194) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16230 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16230 clk cpu0 R X9 0000000013000000 +16231 clk cpu0 IT (16195) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16231 clk cpu0 R cpsr 820003c5 +16231 clk cpu0 R X8 00000000FFFFFFFD +16232 clk cpu0 IT (16196) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16232 clk cpu0 MW1 13000000:000013000000_NS 20 +16233 clk cpu0 IT (16197) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16233 clk cpu0 R X0 00000000000A7825 +16234 clk cpu0 IT (16198) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16235 clk cpu0 IT (16199) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16235 clk cpu0 R cpsr 020003c5 +16235 clk cpu0 R X9 0000000000000025 +16236 clk cpu0 IS (16200) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16237 clk cpu0 IT (16201) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16237 clk cpu0 R cpsr 620003c5 +16238 clk cpu0 IT (16202) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16239 clk cpu0 IT (16203) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +16239 clk cpu0 R X8 00000000FFFFFFFD +16240 clk cpu0 IT (16204) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +16240 clk cpu0 R X9 0000000000000004 +16241 clk cpu0 IT (16205) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +16241 clk cpu0 R X9 000000000004CCC4 +16242 clk cpu0 IT (16206) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +16242 clk cpu0 R cpsr 220003c5 +16243 clk cpu0 IT (16207) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +16243 clk cpu0 R X27 000000000004CCC4 +16244 clk cpu0 IT (16208) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +16244 clk cpu0 R X20 000000000004CCC5 +16245 clk cpu0 IT (16209) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +16246 clk cpu0 IT (16210) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16246 clk cpu0 MR1 0004ccc5:00001004ccc5_NS 25 +16246 clk cpu0 R X8 0000000000000025 +16247 clk cpu0 IT (16211) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16247 clk cpu0 R cpsr 620003c5 +16248 clk cpu0 IT (16212) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16249 clk cpu0 IT (16213) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +16249 clk cpu0 MW4 03029734:000000829734_NS 00000000 +16250 clk cpu0 IT (16214) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +16250 clk cpu0 R X27 000000000004CCC5 +16251 clk cpu0 IT (16215) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +16251 clk cpu0 MR1 0004ccc6:00001004ccc6_NS 78 +16251 clk cpu0 R X27 000000000004CCC6 +16251 clk cpu0 R X28 0000000000000078 +16252 clk cpu0 IT (16216) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +16252 clk cpu0 R cpsr 220003c5 +16253 clk cpu0 IS (16217) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +16254 clk cpu0 IT (16218) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +16255 clk cpu0 IT (16219) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +16255 clk cpu0 R X8 0000000000000020 +16256 clk cpu0 IT (16220) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +16256 clk cpu0 R cpsr 620003c5 +16257 clk cpu0 IS (16221) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +16258 clk cpu0 IT (16222) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +16258 clk cpu0 R X9 0000000000092CE0 +16259 clk cpu0 IT (16223) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +16259 clk cpu0 MR1 0004c128:00001004c128_NS 00 +16259 clk cpu0 R X10 0000000000000000 +16260 clk cpu0 IT (16224) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +16260 clk cpu0 R X9 0000000000092CE0 +16261 clk cpu0 IT (16225) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +16261 clk cpu0 R cpsr 620007c5 +16262 clk cpu0 IT (16226) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +16262 clk cpu0 MR4 037005d8:000000f005d8_NS ffffffd0 +16262 clk cpu0 R cpsr 620003c5 +16262 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +16263 clk cpu0 IS (16227) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +16264 clk cpu0 IT (16228) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +16264 clk cpu0 R X9 00000000FFFFFFD8 +16265 clk cpu0 IT (16229) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +16265 clk cpu0 R cpsr a20003c5 +16266 clk cpu0 IT (16230) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +16266 clk cpu0 MW4 037005d8:000000f005d8_NS ffffffd8 +16267 clk cpu0 IT (16231) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +16268 clk cpu0 IT (16232) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +16268 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_037005c0 +16268 clk cpu0 R X9 00000000037005C0 +16269 clk cpu0 IT (16233) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +16269 clk cpu0 R X8 0000000003700590 +16270 clk cpu0 IT (16234) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +16271 clk cpu0 IT (16235) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +16271 clk cpu0 MR8 03700590:000000f00590_NS 00000000_23002399 +16271 clk cpu0 R X0 0000000023002399 +16272 clk cpu0 IT (16236) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +16272 clk cpu0 R X1 0000000000000010 +16273 clk cpu0 IT (16237) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +16273 clk cpu0 R X30 0000000000092D10 +16273 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 INVAL 0x000010011640_NS +16273 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 ALLOC 0x000010095640_NS +16274 clk cpu0 IT (16238) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +16274 clk cpu0 R SP_EL1 00000000037004D0 +16275 clk cpu0 IT (16239) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +16275 clk cpu0 R X8 3030303030303030 +16276 clk cpu0 IT (16240) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +16276 clk cpu0 MW8 037004d8:000000f004d8_NS 30303030_30303030 +16276 clk cpu0 MW8 037004e0:000000f004e0_NS 30303030_30303030 +16277 clk cpu0 IT (16241) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +16277 clk cpu0 MW4 037004e8:000000f004e8_NS 30303030 +16278 clk cpu0 IS (16242) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +16279 clk cpu0 IT (16243) 00095680:000010095680_NS aa1f03eb O EL1h_n : MOV x11,xzr +16279 clk cpu0 R X11 0000000000000000 +16280 clk cpu0 IT (16244) 00095684:000010095684_NS 2a0103e8 O EL1h_n : MOV w8,w1 +16280 clk cpu0 R X8 0000000000000010 +16281 clk cpu0 IT (16245) 00095688:000010095688_NS 1103dc29 O EL1h_n : ADD w9,w1,#0xf7 +16281 clk cpu0 R X9 0000000000000107 +16282 clk cpu0 IT (16246) 0009568c:00001009568c_NS 910023ea O EL1h_n : ADD x10,sp,#8 +16282 clk cpu0 R X10 00000000037004D8 +16283 clk cpu0 IT (16247) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16283 clk cpu0 R X12 0000000002300239 +16284 clk cpu0 IT (16248) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16284 clk cpu0 R X13 0000000000000009 +16285 clk cpu0 IT (16249) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16285 clk cpu0 R cpsr 620003c5 +16286 clk cpu0 IT (16250) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16286 clk cpu0 R X14 0000000000000000 +16287 clk cpu0 IT (16251) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16287 clk cpu0 R X13 0000000000000009 +16288 clk cpu0 IT (16252) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16288 clk cpu0 R X13 0000000000000039 +16289 clk cpu0 IT (16253) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16289 clk cpu0 R cpsr 220003c5 +16290 clk cpu0 IT (16254) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16290 clk cpu0 MW1 037004d8:000000f004d8_NS 39 +16291 clk cpu0 IT (16255) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16291 clk cpu0 R X11 0000000000000001 +16292 clk cpu0 IT (16256) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16292 clk cpu0 R X0 0000000002300239 +16293 clk cpu0 IT (16257) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16294 clk cpu0 IT (16258) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16294 clk cpu0 R X12 0000000000230023 +16295 clk cpu0 IT (16259) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16295 clk cpu0 R X13 0000000000000009 +16296 clk cpu0 IT (16260) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16296 clk cpu0 R cpsr 620003c5 +16297 clk cpu0 IT (16261) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16297 clk cpu0 R X14 0000000000000000 +16298 clk cpu0 IT (16262) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16298 clk cpu0 R X13 0000000000000009 +16299 clk cpu0 IT (16263) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16299 clk cpu0 R X13 0000000000000039 +16300 clk cpu0 IT (16264) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16300 clk cpu0 R cpsr 220003c5 +16301 clk cpu0 IT (16265) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16301 clk cpu0 MW1 037004d9:000000f004d9_NS 39 +16302 clk cpu0 IT (16266) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16302 clk cpu0 R X11 0000000000000002 +16303 clk cpu0 IT (16267) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16303 clk cpu0 R X0 0000000000230023 +16304 clk cpu0 IT (16268) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16305 clk cpu0 IT (16269) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16305 clk cpu0 R X12 0000000000023002 +16306 clk cpu0 IT (16270) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16306 clk cpu0 R X13 0000000000000003 +16307 clk cpu0 IT (16271) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16307 clk cpu0 R cpsr 820003c5 +16308 clk cpu0 IT (16272) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16308 clk cpu0 R X14 0000000000000000 +16309 clk cpu0 IT (16273) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16309 clk cpu0 R X13 0000000000000003 +16310 clk cpu0 IT (16274) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16310 clk cpu0 R X13 0000000000000033 +16311 clk cpu0 IT (16275) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16311 clk cpu0 R cpsr 220003c5 +16312 clk cpu0 IT (16276) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16312 clk cpu0 MW1 037004da:000000f004da_NS 33 +16313 clk cpu0 IT (16277) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16313 clk cpu0 R X11 0000000000000003 +16314 clk cpu0 IT (16278) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16314 clk cpu0 R X0 0000000000023002 +16315 clk cpu0 IT (16279) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16316 clk cpu0 IT (16280) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16316 clk cpu0 R X12 0000000000002300 +16317 clk cpu0 IT (16281) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16317 clk cpu0 R X13 0000000000000002 +16318 clk cpu0 IT (16282) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16318 clk cpu0 R cpsr 820003c5 +16319 clk cpu0 IT (16283) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16319 clk cpu0 R X14 0000000000000000 +16320 clk cpu0 IT (16284) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16320 clk cpu0 R X13 0000000000000002 +16321 clk cpu0 IT (16285) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16321 clk cpu0 R X13 0000000000000032 +16322 clk cpu0 IT (16286) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16322 clk cpu0 R cpsr 220003c5 +16323 clk cpu0 IT (16287) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16323 clk cpu0 MW1 037004db:000000f004db_NS 32 +16324 clk cpu0 IT (16288) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16324 clk cpu0 R X11 0000000000000004 +16325 clk cpu0 IT (16289) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16325 clk cpu0 R X0 0000000000002300 +16326 clk cpu0 IT (16290) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16327 clk cpu0 IT (16291) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16327 clk cpu0 R X12 0000000000000230 +16328 clk cpu0 IT (16292) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16328 clk cpu0 R X13 0000000000000000 +16329 clk cpu0 IT (16293) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16329 clk cpu0 R cpsr 820003c5 +16330 clk cpu0 IT (16294) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16330 clk cpu0 R X14 0000000000000000 +16331 clk cpu0 IT (16295) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16331 clk cpu0 R X13 0000000000000000 +16332 clk cpu0 IT (16296) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16332 clk cpu0 R X13 0000000000000030 +16333 clk cpu0 IT (16297) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16333 clk cpu0 R cpsr 220003c5 +16334 clk cpu0 IT (16298) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16334 clk cpu0 MW1 037004dc:000000f004dc_NS 30 +16335 clk cpu0 IT (16299) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16335 clk cpu0 R X11 0000000000000005 +16336 clk cpu0 IT (16300) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16336 clk cpu0 R X0 0000000000000230 +16337 clk cpu0 IT (16301) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16338 clk cpu0 IT (16302) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16338 clk cpu0 R X12 0000000000000023 +16339 clk cpu0 IT (16303) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16339 clk cpu0 R X13 0000000000000000 +16340 clk cpu0 IT (16304) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16340 clk cpu0 R cpsr 820003c5 +16341 clk cpu0 IT (16305) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16341 clk cpu0 R X14 0000000000000000 +16342 clk cpu0 IT (16306) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16342 clk cpu0 R X13 0000000000000000 +16343 clk cpu0 IT (16307) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16343 clk cpu0 R X13 0000000000000030 +16344 clk cpu0 IT (16308) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16344 clk cpu0 R cpsr 220003c5 +16345 clk cpu0 IT (16309) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16345 clk cpu0 MW1 037004dd:000000f004dd_NS 30 +16346 clk cpu0 IT (16310) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16346 clk cpu0 R X11 0000000000000006 +16347 clk cpu0 IT (16311) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16347 clk cpu0 R X0 0000000000000023 +16348 clk cpu0 IT (16312) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16349 clk cpu0 IT (16313) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16349 clk cpu0 R X12 0000000000000002 +16350 clk cpu0 IT (16314) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16350 clk cpu0 R X13 0000000000000003 +16351 clk cpu0 IT (16315) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16351 clk cpu0 R cpsr 820003c5 +16352 clk cpu0 IT (16316) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16352 clk cpu0 R X14 0000000000000000 +16353 clk cpu0 IT (16317) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16353 clk cpu0 R X13 0000000000000003 +16354 clk cpu0 IT (16318) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16354 clk cpu0 R X13 0000000000000033 +16355 clk cpu0 IT (16319) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16355 clk cpu0 R cpsr 220003c5 +16356 clk cpu0 IT (16320) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16356 clk cpu0 MW1 037004de:000000f004de_NS 33 +16357 clk cpu0 IT (16321) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16357 clk cpu0 R X11 0000000000000007 +16358 clk cpu0 IT (16322) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16358 clk cpu0 R X0 0000000000000002 +16359 clk cpu0 IT (16323) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16360 clk cpu0 IT (16324) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +16360 clk cpu0 R X12 0000000000000000 +16361 clk cpu0 IT (16325) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +16361 clk cpu0 R X13 0000000000000002 +16362 clk cpu0 IT (16326) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +16362 clk cpu0 R cpsr 820003c5 +16363 clk cpu0 IT (16327) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +16363 clk cpu0 R X14 0000000000000000 +16364 clk cpu0 IT (16328) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +16364 clk cpu0 R X13 0000000000000002 +16365 clk cpu0 IT (16329) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +16365 clk cpu0 R X13 0000000000000032 +16366 clk cpu0 IT (16330) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +16366 clk cpu0 R cpsr 820003c5 +16367 clk cpu0 IT (16331) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +16367 clk cpu0 MW1 037004df:000000f004df_NS 32 +16368 clk cpu0 IT (16332) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +16368 clk cpu0 R X11 0000000000000008 +16369 clk cpu0 IT (16333) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +16369 clk cpu0 R X0 0000000000000000 +16370 clk cpu0 IS (16334) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +16371 clk cpu0 IT (16335) 000956bc:0000100956bc_NS 14000002 O EL1h_n : B 0x956c4 +16372 clk cpu0 IT (16336) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +16372 clk cpu0 R X8 0000000003029000 +16373 clk cpu0 IT (16337) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +16373 clk cpu0 MR4 03029734:000000829734_NS 00000000 +16373 clk cpu0 R X8 0000000000000000 +16374 clk cpu0 IT (16338) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +16374 clk cpu0 R cpsr 820003c5 +16375 clk cpu0 IT (16339) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +16375 clk cpu0 R X8 0000000000000008 +16376 clk cpu0 IT (16340) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +16376 clk cpu0 R cpsr 220003c5 +16377 clk cpu0 IS (16341) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +16378 clk cpu0 IT (16342) 000956dc:0000100956dc_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +16378 clk cpu0 R X9 00000000037004D8 +16379 clk cpu0 IT (16343) 000956e0:0000100956e0_NS 93407d08 O EL1h_n : SXTW x8,w8 +16379 clk cpu0 R X8 0000000000000008 +16380 clk cpu0 IT (16344) 000956e4:0000100956e4_NS d1000529 O EL1h_n : SUB x9,x9,#1 +16380 clk cpu0 R X9 00000000037004D7 +16381 clk cpu0 IT (16345) 000956e8:0000100956e8_NS b0030c0a O EL1h_n : ADRP x10,0x62166e8 +16381 clk cpu0 R X10 0000000006216000 +16382 clk cpu0 IT (16346) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16382 clk cpu0 MR1 037004df:000000f004df_NS 32 +16382 clk cpu0 R X11 0000000000000032 +16383 clk cpu0 IT (16347) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16383 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16383 clk cpu0 R X12 0000000013000000 +16384 clk cpu0 IT (16348) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16384 clk cpu0 R X8 0000000000000007 +16385 clk cpu0 IT (16349) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16385 clk cpu0 R cpsr 220003c5 +16386 clk cpu0 IT (16350) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16386 clk cpu0 MW1 13000000:000013000000_NS 32 +16387 clk cpu0 IT (16351) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16388 clk cpu0 IT (16352) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16388 clk cpu0 MR1 037004de:000000f004de_NS 33 +16388 clk cpu0 R X11 0000000000000033 +16389 clk cpu0 IT (16353) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16389 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16389 clk cpu0 R X12 0000000013000000 +16390 clk cpu0 IT (16354) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16390 clk cpu0 R X8 0000000000000006 +16391 clk cpu0 IT (16355) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16391 clk cpu0 R cpsr 220003c5 +16392 clk cpu0 IT (16356) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16392 clk cpu0 MW1 13000000:000013000000_NS 33 +16393 clk cpu0 IT (16357) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16394 clk cpu0 IT (16358) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16394 clk cpu0 MR1 037004dd:000000f004dd_NS 30 +16394 clk cpu0 R X11 0000000000000030 +16395 clk cpu0 IT (16359) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16395 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16395 clk cpu0 R X12 0000000013000000 +16396 clk cpu0 IT (16360) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16396 clk cpu0 R X8 0000000000000005 +16397 clk cpu0 IT (16361) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16397 clk cpu0 R cpsr 220003c5 +16398 clk cpu0 IT (16362) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16398 clk cpu0 MW1 13000000:000013000000_NS 30 +16399 clk cpu0 IT (16363) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16400 clk cpu0 IT (16364) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16400 clk cpu0 MR1 037004dc:000000f004dc_NS 30 +16400 clk cpu0 R X11 0000000000000030 +16401 clk cpu0 IT (16365) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16401 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16401 clk cpu0 R X12 0000000013000000 +16402 clk cpu0 IT (16366) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16402 clk cpu0 R X8 0000000000000004 +16403 clk cpu0 IT (16367) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16403 clk cpu0 R cpsr 220003c5 +16404 clk cpu0 IT (16368) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16404 clk cpu0 MW1 13000000:000013000000_NS 30 +16405 clk cpu0 IT (16369) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16406 clk cpu0 IT (16370) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16406 clk cpu0 MR1 037004db:000000f004db_NS 32 +16406 clk cpu0 R X11 0000000000000032 +16407 clk cpu0 IT (16371) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16407 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16407 clk cpu0 R X12 0000000013000000 +16408 clk cpu0 IT (16372) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16408 clk cpu0 R X8 0000000000000003 +16409 clk cpu0 IT (16373) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16409 clk cpu0 R cpsr 220003c5 +16410 clk cpu0 IT (16374) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16410 clk cpu0 MW1 13000000:000013000000_NS 32 +16411 clk cpu0 IT (16375) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16412 clk cpu0 IT (16376) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16412 clk cpu0 MR1 037004da:000000f004da_NS 33 +16412 clk cpu0 R X11 0000000000000033 +16413 clk cpu0 IT (16377) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16413 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16413 clk cpu0 R X12 0000000013000000 +16414 clk cpu0 IT (16378) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16414 clk cpu0 R X8 0000000000000002 +16415 clk cpu0 IT (16379) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16415 clk cpu0 R cpsr 220003c5 +16416 clk cpu0 IT (16380) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16416 clk cpu0 MW1 13000000:000013000000_NS 33 +16417 clk cpu0 IT (16381) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16418 clk cpu0 IT (16382) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16418 clk cpu0 MR1 037004d9:000000f004d9_NS 39 +16418 clk cpu0 R X11 0000000000000039 +16419 clk cpu0 IT (16383) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16419 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16419 clk cpu0 R X12 0000000013000000 +16420 clk cpu0 IT (16384) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16420 clk cpu0 R X8 0000000000000001 +16421 clk cpu0 IT (16385) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16421 clk cpu0 R cpsr 220003c5 +16422 clk cpu0 IT (16386) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16422 clk cpu0 MW1 13000000:000013000000_NS 39 +16423 clk cpu0 IT (16387) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16424 clk cpu0 IT (16388) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +16424 clk cpu0 MR1 037004d8:000000f004d8_NS 39 +16424 clk cpu0 R X11 0000000000000039 +16425 clk cpu0 IT (16389) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +16425 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16425 clk cpu0 R X12 0000000013000000 +16426 clk cpu0 IT (16390) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +16426 clk cpu0 R X8 0000000000000000 +16427 clk cpu0 IT (16391) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +16427 clk cpu0 R cpsr 620003c5 +16428 clk cpu0 IT (16392) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +16428 clk cpu0 MW1 13000000:000013000000_NS 39 +16429 clk cpu0 IS (16393) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +16430 clk cpu0 IT (16394) 00095704:000010095704_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +16430 clk cpu0 R SP_EL1 00000000037004F0 +16431 clk cpu0 IT (16395) 00095708:000010095708_NS d65f03c0 O EL1h_n : RET +16432 clk cpu0 IT (16396) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +16432 clk cpu0 R X20 000000000004CCC7 +16433 clk cpu0 IT (16397) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +16434 clk cpu0 IT (16398) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16434 clk cpu0 MR1 0004ccc7:00001004ccc7_NS 0a +16434 clk cpu0 R X8 000000000000000A +16435 clk cpu0 IT (16399) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16435 clk cpu0 R cpsr 820003c5 +16436 clk cpu0 IS (16400) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16437 clk cpu0 IS (16401) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16438 clk cpu0 IT (16402) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16438 clk cpu0 R cpsr 020003c5 +16439 clk cpu0 IT (16403) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16440 clk cpu0 IT (16404) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16440 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16440 clk cpu0 R X9 0000000013000000 +16441 clk cpu0 IT (16405) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16441 clk cpu0 R X27 000000000004CCC7 +16442 clk cpu0 IT (16406) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16442 clk cpu0 R X20 000000000004CCC8 +TUBE CPU0: TRBPTR = 23002399 +16443 clk cpu0 IT (16407) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16443 clk cpu0 MW1 13000000:000013000000_NS 0a +16444 clk cpu0 IT (16408) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16444 clk cpu0 MR1 0004ccc8:00001004ccc8_NS 00 +16444 clk cpu0 R X8 0000000000000000 +16445 clk cpu0 IT (16409) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16445 clk cpu0 R cpsr 820003c5 +16446 clk cpu0 IS (16410) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16447 clk cpu0 IT (16411) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16448 clk cpu0 IT (16412) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +16449 clk cpu0 IT (16413) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +16449 clk cpu0 MR8 03700580:000000f00580_NS 00000000_0004ccbb +16449 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0009c560 +16449 clk cpu0 R X19 000000000004CCBB +16449 clk cpu0 R X30 000000000009C560 +16450 clk cpu0 IT (16414) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +16450 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00000000 +16450 clk cpu0 MR8 03700578:000000f00578_NS 00000000_03008528 +16450 clk cpu0 R X20 0000000003008528 +16450 clk cpu0 R X21 0000000000000000 +16451 clk cpu0 IT (16415) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +16451 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00000000 +16451 clk cpu0 MR8 03700568:000000f00568_NS 00000000_90000000 +16451 clk cpu0 R X22 0000000090000000 +16451 clk cpu0 R X23 0000000000000000 +16452 clk cpu0 IT (16416) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +16452 clk cpu0 MR8 03700550:000000f00550_NS 00000000_0000003c +16452 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00007c00 +16452 clk cpu0 R X24 0000000000007C00 +16452 clk cpu0 R X25 000000000000003C +16453 clk cpu0 IT (16417) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +16453 clk cpu0 MR8 03700540:000000f00540_NS 00010001_00010001 +16453 clk cpu0 MR8 03700548:000000f00548_NS ffe000ff_ffe000ff +16453 clk cpu0 R X26 FFE000FFFFE000FF +16453 clk cpu0 R X27 0001000100010001 +16454 clk cpu0 IT (16418) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +16454 clk cpu0 MR8 03700530:000000f00530_NS ff7fff7f_ff7fff7f +16454 clk cpu0 R X28 FF7FFF7FFF7FFF7F +16455 clk cpu0 IT (16419) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +16455 clk cpu0 R SP_EL1 0000000003700590 +16456 clk cpu0 IT (16420) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +16457 clk cpu0 IT (16421) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +16457 clk cpu0 R X0 0000000000000001 +16458 clk cpu0 IT (16422) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +16458 clk cpu0 R X1 0000000000000000 +16459 clk cpu0 IT (16423) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +16459 clk cpu0 R X2 0000000000000000 +16460 clk cpu0 IT (16424) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +16461 clk cpu0 IT (16425) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +16462 clk cpu0 IT (16426) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +16462 clk cpu0 R X0 0000000003008528 +16463 clk cpu0 IT (16427) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +16463 clk cpu0 R X30 000000000009C57C +16464 clk cpu0 IT (16428) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +16465 clk cpu0 IT (16429) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +16465 clk cpu0 R X8 0000000006216000 +16466 clk cpu0 IT (16430) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +16466 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +16466 clk cpu0 R X8 0000000000000001 +16467 clk cpu0 IT (16431) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +16467 clk cpu0 R cpsr 820003c5 +16468 clk cpu0 IT (16432) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +16469 clk cpu0 IT (16433) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +16470 clk cpu0 IT (16434) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +16470 clk cpu0 MR8 03700610:000000f00610_NS 00000000_062160a2 +16470 clk cpu0 MR8 03700618:000000f00618_NS 00000000_00011138 +16470 clk cpu0 R X19 00000000062160A2 +16470 clk cpu0 R X30 0000000000011138 +16471 clk cpu0 IT (16435) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +16471 clk cpu0 MR8 03700600:000000f00600_NS 00000000_02f00028 +16471 clk cpu0 MR8 03700608:000000f00608_NS ff83ff83_ff83ff83 +16471 clk cpu0 R X20 FF83FF83FF83FF83 +16471 clk cpu0 R X21 0000000002F00028 +16472 clk cpu0 IT (16436) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +16472 clk cpu0 R SP_EL1 0000000003700620 +16473 clk cpu0 IT (16437) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +16474 clk cpu0 IT (16438) 00011138:000010011138_NS 94000097 O EL1h_n : BL 0x11394 +16474 clk cpu0 R X30 000000000001113C +16475 clk cpu0 IT (16439) 00011394:000010011394_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +16475 clk cpu0 R SP_EL1 0000000003700590 +16476 clk cpu0 IT (16440) 00011398:000010011398_NS f90043fe O EL1h_n : STR x30,[sp,#0x80] +16476 clk cpu0 MW8 03700610:000000f00610_NS 00000000_0001113c +16477 clk cpu0 IT (16441) 0001139c:00001001139c_NS d2800068 O EL1h_n : MOV x8,#3 +16477 clk cpu0 R X8 0000000000000003 +16478 clk cpu0 IT (16442) 000113a0:0000100113a0_NS 52811009 O EL1h_n : MOV w9,#0x880 +16478 clk cpu0 R X9 0000000000000880 +16479 clk cpu0 IT (16443) 000113a4:0000100113a4_NS d28001ea O EL1h_n : MOV x10,#0xf +16479 clk cpu0 R X10 000000000000000F +16480 clk cpu0 IT (16444) 000113a8:0000100113a8_NS 52802700 O EL1h_n : MOV w0,#0x138 +16480 clk cpu0 R X0 0000000000000138 +16481 clk cpu0 IT (16445) 000113ac:0000100113ac_NS d280002b O EL1h_n : MOV x11,#1 +16481 clk cpu0 R X11 0000000000000001 +16482 clk cpu0 IT (16446) 000113b0:0000100113b0_NS 5280000c O EL1h_n : MOV w12,#0 +16482 clk cpu0 R X12 0000000000000000 +16483 clk cpu0 IT (16447) 000113b4:0000100113b4_NS 529e000d O EL1h_n : MOV w13,#0xf000 +16483 clk cpu0 R X13 000000000000F000 +16484 clk cpu0 IT (16448) 000113b8:0000100113b8_NS 5280018e O EL1h_n : MOV w14,#0xc +16484 clk cpu0 R X14 000000000000000C +16485 clk cpu0 IT (16449) 000113bc:0000100113bc_NS 5280002f O EL1h_n : MOV w15,#1 +16485 clk cpu0 R X15 0000000000000001 +16486 clk cpu0 IT (16450) 000113c0:0000100113c0_NS f00001c1 O EL1h_n : ADRP x1,0x4c3c0 +16486 clk cpu0 R X1 000000000004C000 +16487 clk cpu0 IT (16451) 000113c4:0000100113c4_NS 91332421 O EL1h_n : ADD x1,x1,#0xcc9 +16487 clk cpu0 R X1 000000000004CCC9 +16488 clk cpu0 IT (16452) 000113c8:0000100113c8_NS 5281e010 O EL1h_n : MOV w16,#0xf00 +16488 clk cpu0 R X16 0000000000000F00 +16489 clk cpu0 IT (16453) 000113cc:0000100113cc_NS 52800111 O EL1h_n : MOV w17,#8 +16489 clk cpu0 R X17 0000000000000008 +16490 clk cpu0 IT (16454) 000113d0:0000100113d0_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +16490 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +16491 clk cpu0 IT (16455) 000113d4:0000100113d4_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +16491 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +16492 clk cpu0 IT (16456) 000113d8:0000100113d8_NS b90043e0 O EL1h_n : STR w0,[sp,#0x40] +16492 clk cpu0 MW4 037005d0:000000f005d0_NS 00000138 +16493 clk cpu0 IT (16457) 000113dc:0000100113dc_NS 2a0903e0 O EL1h_n : MOV w0,w9 +16493 clk cpu0 R X0 0000000000000880 +16494 clk cpu0 IT (16458) 000113e0:0000100113e0_NS b9003fe9 O EL1h_n : STR w9,[sp,#0x3c] +16494 clk cpu0 MW4 037005cc:000000f005cc_NS 00000880 +16495 clk cpu0 IT (16459) 000113e4:0000100113e4_NS f9001bea O EL1h_n : STR x10,[sp,#0x30] +16495 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_0000000f +16496 clk cpu0 IT (16460) 000113e8:0000100113e8_NS f90017eb O EL1h_n : STR x11,[sp,#0x28] +16496 clk cpu0 MW8 037005b8:000000f005b8_NS 00000000_00000001 +16497 clk cpu0 IT (16461) 000113ec:0000100113ec_NS b90027ec O EL1h_n : STR w12,[sp,#0x24] +16497 clk cpu0 MW4 037005b4:000000f005b4_NS 00000000 +16498 clk cpu0 IT (16462) 000113f0:0000100113f0_NS b90023ed O EL1h_n : STR w13,[sp,#0x20] +16498 clk cpu0 MW4 037005b0:000000f005b0_NS 0000f000 +16499 clk cpu0 IT (16463) 000113f4:0000100113f4_NS b9001fee O EL1h_n : STR w14,[sp,#0x1c] +16499 clk cpu0 MW4 037005ac:000000f005ac_NS 0000000c +16500 clk cpu0 IT (16464) 000113f8:0000100113f8_NS b9001bef O EL1h_n : STR w15,[sp,#0x18] +16500 clk cpu0 MW4 037005a8:000000f005a8_NS 00000001 +16501 clk cpu0 IT (16465) 000113fc:0000100113fc_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +16501 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_0004ccc9 +16502 clk cpu0 IT (16466) 00011400:000010011400_NS b9000ff0 O EL1h_n : STR w16,[sp,#0xc] +16502 clk cpu0 MW4 0370059c:000000f0059c_NS 00000f00 +16503 clk cpu0 IT (16467) 00011404:000010011404_NS b9000bf1 O EL1h_n : STR w17,[sp,#8] +16503 clk cpu0 MW4 03700598:000000f00598_NS 00000008 +16504 clk cpu0 IT (16468) 00011408:000010011408_NS 94021c84 O EL1h_n : BL 0x98618 +16504 clk cpu0 R X30 000000000001140C +16505 clk cpu0 IT (16469) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +16505 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16505 clk cpu0 R SP_EL1 0000000003700570 +16506 clk cpu0 IT (16470) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +16506 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +16506 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001140c +16507 clk cpu0 IT (16471) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +16507 clk cpu0 R X19 0000000000000880 +16508 clk cpu0 IT (16472) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +16508 clk cpu0 R X30 0000000000098628 +16509 clk cpu0 IT (16473) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +16509 clk cpu0 R X0 0000000000000000 +16510 clk cpu0 IT (16474) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +16510 clk cpu0 R cpsr 820007c5 +16511 clk cpu0 IT (16475) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +16511 clk cpu0 R cpsr 820003c5 +16512 clk cpu0 IT (16476) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +16512 clk cpu0 R X20 0000000000000000 +16513 clk cpu0 IS (16477) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +16514 clk cpu0 IT (16478) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +16514 clk cpu0 R X8 0000000000000000 +16515 clk cpu0 IT (16479) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +16516 clk cpu0 IT (16480) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +16516 clk cpu0 R X8 0000000003000000 +16517 clk cpu0 IT (16481) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +16517 clk cpu0 R X8 0000000003000268 +16518 clk cpu0 IT (16482) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +16518 clk cpu0 R X9 0000000000000C50 +16519 clk cpu0 IT (16483) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +16519 clk cpu0 R X8 0000000003000268 +16520 clk cpu0 IT (16484) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +16520 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +16520 clk cpu0 R X19 1201211123111112 +16521 clk cpu0 IT (16485) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +16521 clk cpu0 R X8 000000000000BAAD +16522 clk cpu0 IT (16486) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +16522 clk cpu0 R X8 00000000900DBAAD +16523 clk cpu0 IT (16487) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +16523 clk cpu0 R cpsr 220003c5 +16524 clk cpu0 IT (16488) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +16525 clk cpu0 IT (16489) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +16525 clk cpu0 R X0 1201211123111112 +16526 clk cpu0 IT (16490) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +16526 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +16526 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001140c +16526 clk cpu0 R X19 00000000062160A2 +16526 clk cpu0 R X30 000000000001140C +16527 clk cpu0 IT (16491) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +16527 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16527 clk cpu0 R SP_EL1 0000000003700590 +16527 clk cpu0 R X20 FF83FF83FF83FF83 +16528 clk cpu0 IT (16492) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +16529 clk cpu0 IT (16493) 0001140c:00001001140c_NS d34cfc08 O EL1h_n : LSR x8,x0,#12 +16529 clk cpu0 R X8 0001201211123111 +16530 clk cpu0 IT (16494) 00011410:000010011410_NS f9401bea O EL1h_n : LDR x10,[sp,#0x30] +16530 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +16530 clk cpu0 R X10 000000000000000F +16531 clk cpu0 IT (16495) 00011414:000010011414_NS 8a0a0108 O EL1h_n : AND x8,x8,x10 +16531 clk cpu0 R X8 0000000000000001 +16532 clk cpu0 IT (16496) 00011418:000010011418_NS b9007fe8 O EL1h_n : STR w8,[sp,#0x7c] +16532 clk cpu0 MW4 0370060c:000000f0060c_NS 00000001 +16533 clk cpu0 IT (16497) 0001141c:00001001141c_NS b9403fe0 O EL1h_n : LDR w0,[sp,#0x3c] +16533 clk cpu0 MR4 037005cc:000000f005cc_NS 00000880 +16533 clk cpu0 R X0 0000000000000880 +16534 clk cpu0 IT (16498) 00011420:000010011420_NS 94021c7e O EL1h_n : BL 0x98618 +16534 clk cpu0 R X30 0000000000011424 +16535 clk cpu0 IT (16499) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +16535 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16535 clk cpu0 R SP_EL1 0000000003700570 +16536 clk cpu0 IT (16500) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +16536 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +16536 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011424 +16537 clk cpu0 IT (16501) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +16537 clk cpu0 R X19 0000000000000880 +16538 clk cpu0 IT (16502) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +16538 clk cpu0 R X30 0000000000098628 +16539 clk cpu0 IT (16503) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +16539 clk cpu0 R X0 0000000000000000 +16540 clk cpu0 IT (16504) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +16540 clk cpu0 R cpsr 220007c5 +16541 clk cpu0 IT (16505) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +16541 clk cpu0 R cpsr 820003c5 +16542 clk cpu0 IT (16506) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +16542 clk cpu0 R X20 0000000000000000 +16543 clk cpu0 IS (16507) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +16544 clk cpu0 IT (16508) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +16544 clk cpu0 R X8 0000000000000000 +16545 clk cpu0 IT (16509) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +16546 clk cpu0 IT (16510) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +16546 clk cpu0 R X8 0000000003000000 +16547 clk cpu0 IT (16511) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +16547 clk cpu0 R X8 0000000003000268 +16548 clk cpu0 IT (16512) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +16548 clk cpu0 R X9 0000000000000C50 +16549 clk cpu0 IT (16513) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +16549 clk cpu0 R X8 0000000003000268 +16550 clk cpu0 IT (16514) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +16550 clk cpu0 MR8 03000ae8:000000800ae8_NS 12012111_23111112 +16550 clk cpu0 R X19 1201211123111112 +16551 clk cpu0 IT (16515) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +16551 clk cpu0 R X8 000000000000BAAD +16552 clk cpu0 IT (16516) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +16552 clk cpu0 R X8 00000000900DBAAD +16553 clk cpu0 IT (16517) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +16553 clk cpu0 R cpsr 220003c5 +16554 clk cpu0 IT (16518) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +16555 clk cpu0 IT (16519) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +16555 clk cpu0 R X0 1201211123111112 +16556 clk cpu0 IT (16520) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +16556 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +16556 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011424 +16556 clk cpu0 R X19 00000000062160A2 +16556 clk cpu0 R X30 0000000000011424 +16557 clk cpu0 IT (16521) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +16557 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16557 clk cpu0 R SP_EL1 0000000003700590 +16557 clk cpu0 R X20 FF83FF83FF83FF83 +16558 clk cpu0 IT (16522) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +16559 clk cpu0 IT (16523) 00011424:000010011424_NS d348fc0a O EL1h_n : LSR x10,x0,#8 +16559 clk cpu0 R X10 0012012111231111 +16560 clk cpu0 IT (16524) 00011428:000010011428_NS f9401beb O EL1h_n : LDR x11,[sp,#0x30] +16560 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_0000000f +16560 clk cpu0 R X11 000000000000000F +16561 clk cpu0 IT (16525) 0001142c:00001001142c_NS 8a0b014a O EL1h_n : AND x10,x10,x11 +16561 clk cpu0 R X10 0000000000000001 +16562 clk cpu0 IT (16526) 00011430:000010011430_NS b9007bea O EL1h_n : STR w10,[sp,#0x78] +16562 clk cpu0 MW4 03700608:000000f00608_NS 00000001 +16563 clk cpu0 IT (16527) 00011434:000010011434_NS b94043e0 O EL1h_n : LDR w0,[sp,#0x40] +16563 clk cpu0 MR4 037005d0:000000f005d0_NS 00000138 +16563 clk cpu0 R X0 0000000000000138 +16564 clk cpu0 IT (16528) 00011438:000010011438_NS 94021c78 O EL1h_n : BL 0x98618 +16564 clk cpu0 R X30 000000000001143C +16565 clk cpu0 IT (16529) 00098618:000010098618_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +16565 clk cpu0 MW8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16565 clk cpu0 R SP_EL1 0000000003700570 +16566 clk cpu0 IT (16530) 0009861c:00001009861c_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +16566 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +16566 clk cpu0 MW8 03700588:000000f00588_NS 00000000_0001143c +16567 clk cpu0 IT (16531) 00098620:000010098620_NS 2a0003f3 O EL1h_n : MOV w19,w0 +16567 clk cpu0 R X19 0000000000000138 +16568 clk cpu0 IT (16532) 00098624:000010098624_NS 94003b0f O EL1h_n : BL 0xa7260 +16568 clk cpu0 R X30 0000000000098628 +16569 clk cpu0 IT (16533) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +16569 clk cpu0 R X0 0000000000000000 +16570 clk cpu0 IT (16534) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +16570 clk cpu0 R cpsr 220007c5 +16571 clk cpu0 IT (16535) 00098628:000010098628_NS 7131227f O EL1h_n : CMP w19,#0xc48 +16571 clk cpu0 R cpsr 820003c5 +16572 clk cpu0 IT (16536) 0009862c:00001009862c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +16572 clk cpu0 R X20 0000000000000000 +16573 clk cpu0 IS (16537) 00098630:000010098630_NS 54000068 O EL1h_n : B.HI 0x9863c +16574 clk cpu0 IT (16538) 00098634:000010098634_NS 12000a68 O EL1h_n : AND w8,w19,#7 +16574 clk cpu0 R X8 0000000000000000 +16575 clk cpu0 IT (16539) 00098638:000010098638_NS 340000e8 O EL1h_n : CBZ w8,0x98654 +16576 clk cpu0 IT (16540) 00098654:000010098654_NS 90017b48 O EL1h_n : ADRP x8,0x3000654 +16576 clk cpu0 R X8 0000000003000000 +16577 clk cpu0 IT (16541) 00098658:000010098658_NS 9109a108 O EL1h_n : ADD x8,x8,#0x268 +16577 clk cpu0 R X8 0000000003000268 +16578 clk cpu0 IT (16542) 0009865c:00001009865c_NS 52818a09 O EL1h_n : MOV w9,#0xc50 +16578 clk cpu0 R X9 0000000000000C50 +16579 clk cpu0 IT (16543) 00098660:000010098660_NS 9ba92288 O EL1h_n : UMADDL x8,w20,w9,x8 +16579 clk cpu0 R X8 0000000003000268 +16580 clk cpu0 IT (16544) 00098664:000010098664_NS f8734913 O EL1h_n : LDR x19,[x8,w19,UXTW #0] +16580 clk cpu0 MR8 030003a0:0000008003a0_NS 00000000_00000038 +16580 clk cpu0 R X19 0000000000000038 +16581 clk cpu0 IT (16545) 00098668:000010098668_NS 529755a8 O EL1h_n : MOV w8,#0xbaad +16581 clk cpu0 R X8 000000000000BAAD +16582 clk cpu0 IT (16546) 0009866c:00001009866c_NS 72b201a8 O EL1h_n : MOVK w8,#0x900d,LSL #16 +16582 clk cpu0 R X8 00000000900DBAAD +16583 clk cpu0 IT (16547) 00098670:000010098670_NS eb08027f O EL1h_n : CMP x19,x8 +16583 clk cpu0 R cpsr 820003c5 +16584 clk cpu0 IT (16548) 00098674:000010098674_NS 540000c1 O EL1h_n : B.NE 0x9868c +16585 clk cpu0 IT (16549) 0009868c:00001009868c_NS aa1303e0 O EL1h_n : MOV x0,x19 +16585 clk cpu0 R X0 0000000000000038 +16586 clk cpu0 IT (16550) 00098690:000010098690_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +16586 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +16586 clk cpu0 MR8 03700588:000000f00588_NS 00000000_0001143c +16586 clk cpu0 R X19 00000000062160A2 +16586 clk cpu0 R X30 000000000001143C +16587 clk cpu0 IT (16551) 00098694:000010098694_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +16587 clk cpu0 MR8 03700570:000000f00570_NS ff83ff83_ff83ff83 +16587 clk cpu0 R SP_EL1 0000000003700590 +16587 clk cpu0 R X20 FF83FF83FF83FF83 +16588 clk cpu0 IT (16552) 00098698:000010098698_NS d65f03c0 O EL1h_n : RET +16589 clk cpu0 IT (16553) 0001143c:00001001143c_NS d352fc0b O EL1h_n : LSR x11,x0,#18 +16589 clk cpu0 R X11 0000000000000000 +16590 clk cpu0 IT (16554) 00011440:000010011440_NS f94017f2 O EL1h_n : LDR x18,[sp,#0x28] +16590 clk cpu0 MR8 037005b8:000000f005b8_NS 00000000_00000001 +16590 clk cpu0 R X18 0000000000000001 +16591 clk cpu0 IT (16555) 00011444:000010011444_NS 8a12016b O EL1h_n : AND x11,x11,x18 +16591 clk cpu0 R X11 0000000000000000 +16592 clk cpu0 IT (16556) 00011448:000010011448_NS b90077eb O EL1h_n : STR w11,[sp,#0x74] +16592 clk cpu0 MW4 03700604:000000f00604_NS 00000000 +16593 clk cpu0 IT (16557) 0001144c:00001001144c_NS b94027e0 O EL1h_n : LDR w0,[sp,#0x24] +16593 clk cpu0 MR4 037005b4:000000f005b4_NS 00000000 +16593 clk cpu0 R X0 0000000000000000 +16594 clk cpu0 IT (16558) 00011450:000010011450_NS b94023e1 O EL1h_n : LDR w1,[sp,#0x20] +16594 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +16594 clk cpu0 R X1 000000000000F000 +16595 clk cpu0 IT (16559) 00011454:000010011454_NS 94021cc6 O EL1h_n : BL 0x9876c +16595 clk cpu0 R X30 0000000000011458 +16596 clk cpu0 IT (16560) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +16596 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +16596 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011458 +16596 clk cpu0 R SP_EL1 0000000003700580 +16597 clk cpu0 IT (16561) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +16597 clk cpu0 R cpsr 620003c5 +16598 clk cpu0 IT (16562) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +16599 clk cpu0 IT (16563) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +16599 clk cpu0 R X8 0000000006216000 +16600 clk cpu0 IT (16564) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +16600 clk cpu0 MR4 06216108:000015216108_NS 00030001 +16600 clk cpu0 R X19 0000000000030001 +16601 clk cpu0 IT (16565) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +16602 clk cpu0 IT (16566) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +16602 clk cpu0 R X0 0000000000030001 +16603 clk cpu0 IT (16567) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +16603 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +16603 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011458 +16603 clk cpu0 R SP_EL1 0000000003700590 +16603 clk cpu0 R X19 00000000062160A2 +16603 clk cpu0 R X30 0000000000011458 +16604 clk cpu0 IT (16568) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +16605 clk cpu0 IT (16569) 00011458:000010011458_NS b90047e0 O EL1h_n : STR w0,[sp,#0x44] +16605 clk cpu0 MW4 037005d4:000000f005d4_NS 00030001 +16606 clk cpu0 IT (16570) 0001145c:00001001145c_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +16606 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +16606 clk cpu0 R X8 0000000000030001 +16607 clk cpu0 IT (16571) 00011460:000010011460_NS b94023e9 O EL1h_n : LDR w9,[sp,#0x20] +16607 clk cpu0 MR4 037005b0:000000f005b0_NS 0000f000 +16607 clk cpu0 R X9 000000000000F000 +16608 clk cpu0 IT (16572) 00011464:000010011464_NS 0a090108 O EL1h_n : AND w8,w8,w9 +16608 clk cpu0 R X8 0000000000000000 +16609 clk cpu0 IT (16573) 00011468:000010011468_NS b9401fea O EL1h_n : LDR w10,[sp,#0x1c] +16609 clk cpu0 MR4 037005ac:000000f005ac_NS 0000000c +16609 clk cpu0 R X10 000000000000000C +16610 clk cpu0 IT (16574) 0001146c:00001001146c_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +16610 clk cpu0 R X8 0000000000000000 +16611 clk cpu0 IT (16575) 00011470:000010011470_NS 2a0803f2 O EL1h_n : MOV w18,w8 +16611 clk cpu0 R X18 0000000000000000 +16612 clk cpu0 IT (16576) 00011474:000010011474_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +16612 clk cpu0 R X18 0000000000000000 +16613 clk cpu0 IT (16577) 00011478:000010011478_NS f90037f2 O EL1h_n : STR x18,[sp,#0x68] +16613 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000000 +16614 clk cpu0 IT (16578) 0001147c:00001001147c_NS b94047e2 O EL1h_n : LDR w2,[sp,#0x44] +16614 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +16614 clk cpu0 R X2 0000000000030001 +16615 clk cpu0 IT (16579) 00011480:000010011480_NS f94037e3 O EL1h_n : LDR x3,[sp,#0x68] +16615 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +16615 clk cpu0 R X3 0000000000000000 +16616 clk cpu0 IT (16580) 00011484:000010011484_NS b9401be0 O EL1h_n : LDR w0,[sp,#0x18] +16616 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +16616 clk cpu0 R X0 0000000000000001 +16617 clk cpu0 IT (16581) 00011488:000010011488_NS f9400be1 O EL1h_n : LDR x1,[sp,#0x10] +16617 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_0004ccc9 +16617 clk cpu0 R X1 000000000004CCC9 +16618 clk cpu0 IT (16582) 0001148c:00001001148c_NS 94022c10 O EL1h_n : BL 0x9c4cc +16618 clk cpu0 R X30 0000000000011490 +16619 clk cpu0 IT (16583) 0009c4cc:00001009c4cc_NS d10243ff O EL1h_n : SUB sp,sp,#0x90 +16619 clk cpu0 R SP_EL1 0000000003700500 +16620 clk cpu0 IT (16584) 0009c4d0:00001009c4d0_NS d0030bc8 O EL1h_n : ADRP x8,0x62164d0 +16620 clk cpu0 R X8 0000000006216000 +16621 clk cpu0 IT (16585) 0009c4d4:00001009c4d4_NS b940f908 O EL1h_n : LDR w8,[x8,#0xf8] +16621 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +16621 clk cpu0 R X8 0000000000000003 +16622 clk cpu0 IT (16586) 0009c4d8:00001009c4d8_NS a90753f5 O EL1h_n : STP x21,x20,[sp,#0x70] +16622 clk cpu0 MW8 03700570:000000f00570_NS 00000000_02f00028 +16622 clk cpu0 MW8 03700578:000000f00578_NS ff83ff83_ff83ff83 +16623 clk cpu0 IT (16587) 0009c4dc:00001009c4dc_NS a9087bf3 O EL1h_n : STP x19,x30,[sp,#0x80] +16623 clk cpu0 MW8 03700580:000000f00580_NS 00000000_062160a2 +16623 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00011490 +16624 clk cpu0 IT (16588) 0009c4e0:00001009c4e0_NS a9000fe2 O EL1h_n : STP x2,x3,[sp,#0] +16624 clk cpu0 MW8 03700500:000000f00500_NS 00000000_00030001 +16624 clk cpu0 MW8 03700508:000000f00508_NS 00000000_00000000 +16625 clk cpu0 IT (16589) 0009c4e4:00001009c4e4_NS 6b00011f O EL1h_n : CMP w8,w0 +16625 clk cpu0 R cpsr 220003c5 +16626 clk cpu0 IT (16590) 0009c4e8:00001009c4e8_NS a90117e4 O EL1h_n : STP x4,x5,[sp,#0x10] +16626 clk cpu0 MW8 03700510:000000f00510_NS 00000000_00000000 +16626 clk cpu0 MW8 03700518:000000f00518_NS f800f800_f800f800 +16627 clk cpu0 IT (16591) 0009c4ec:00001009c4ec_NS a9021fe6 O EL1h_n : STP x6,x7,[sp,#0x20] +16627 clk cpu0 MW8 03700520:000000f00520_NS 00000000_90000000 +16627 clk cpu0 MW8 03700528:000000f00528_NS 03ff8000_03ff8000 +16628 clk cpu0 IT (16592) 0009c4f0:00001009c4f0_NS a9067fff O EL1h_n : STP xzr,xzr,[sp,#0x60] +16628 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00000000 +16628 clk cpu0 MW8 03700568:000000f00568_NS 00000000_00000000 +16629 clk cpu0 IT (16593) 0009c4f4:00001009c4f4_NS a9057fff O EL1h_n : STP xzr,xzr,[sp,#0x50] +16629 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +16629 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000000 +16630 clk cpu0 IS (16594) 0009c4f8:00001009c4f8_NS 54000423 O EL1h_n : B.CC 0x9c57c +16631 clk cpu0 IT (16595) 0009c4fc:00001009c4fc_NS 90017b74 O EL1h_n : ADRP x20,0x30084fc +16631 clk cpu0 R X20 0000000003008000 +16632 clk cpu0 IT (16596) 0009c500:00001009c500_NS 9114a294 O EL1h_n : ADD x20,x20,#0x528 +16632 clk cpu0 R X20 0000000003008528 +16633 clk cpu0 IT (16597) 0009c504:00001009c504_NS aa1403e0 O EL1h_n : MOV x0,x20 +16633 clk cpu0 R X0 0000000003008528 +16634 clk cpu0 IT (16598) 0009c508:00001009c508_NS aa0103f3 O EL1h_n : MOV x19,x1 +16634 clk cpu0 R X19 000000000004CCC9 +16635 clk cpu0 IT (16599) 0009c50c:00001009c50c_NS 97fff114 O EL1h_n : BL 0x9895c +16635 clk cpu0 R X30 000000000009C510 +16636 clk cpu0 IT (16600) 0009895c:00001009895c_NS d0030be8 O EL1h_n : ADRP x8,0x621695c +16636 clk cpu0 R X8 0000000006216000 +16637 clk cpu0 IT (16601) 00098960:000010098960_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +16637 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +16637 clk cpu0 R X8 0000000000000001 +16638 clk cpu0 IT (16602) 00098964:000010098964_NS 7100091f O EL1h_n : CMP w8,#2 +16638 clk cpu0 R cpsr 820003c5 +16639 clk cpu0 IT (16603) 00098968:000010098968_NS 54000043 O EL1h_n : B.CC 0x98970 +16640 clk cpu0 IT (16604) 00098970:000010098970_NS d65f03c0 O EL1h_n : RET +16641 clk cpu0 IT (16605) 0009c510:00001009c510_NS 910003e9 O EL1h_n : MOV x9,sp +16641 clk cpu0 R X9 0000000003700500 +16642 clk cpu0 IT (16606) 0009c514:00001009c514_NS 128005e8 O EL1h_n : MOV w8,#0xffffffd0 +16642 clk cpu0 R X8 00000000FFFFFFD0 +16643 clk cpu0 IT (16607) 0009c518:00001009c518_NS 910243ea O EL1h_n : ADD x10,sp,#0x90 +16643 clk cpu0 R X10 0000000003700590 +16644 clk cpu0 IT (16608) 0009c51c:00001009c51c_NS 9100c129 O EL1h_n : ADD x9,x9,#0x30 +16644 clk cpu0 R X9 0000000003700530 +16645 clk cpu0 IT (16609) 0009c520:00001009c520_NS 2a1f03e0 O EL1h_n : MOV w0,wzr +16645 clk cpu0 R X0 0000000000000000 +16646 clk cpu0 IT (16610) 0009c524:00001009c524_NS 2a1f03e1 O EL1h_n : MOV w1,wzr +16646 clk cpu0 R X1 0000000000000000 +16647 clk cpu0 IT (16611) 0009c528:00001009c528_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +16647 clk cpu0 R X2 0000000000000000 +16648 clk cpu0 IT (16612) 0009c52c:00001009c52c_NS f90037e8 O EL1h_n : STR x8,[sp,#0x68] +16648 clk cpu0 MW8 03700568:000000f00568_NS 00000000_ffffffd0 +16649 clk cpu0 IT (16613) 0009c530:00001009c530_NS a90527ea O EL1h_n : STP x10,x9,[sp,#0x50] +16649 clk cpu0 MW8 03700550:000000f00550_NS 00000000_03700590 +16649 clk cpu0 MW8 03700558:000000f00558_NS 00000000_03700530 +16650 clk cpu0 IT (16614) 0009c534:00001009c534_NS d503201f O EL1h_n : NOP +16651 clk cpu0 IT (16615) 0009c538:00001009c538_NS a945a3ea O EL1h_n : LDP x10,x8,[sp,#0x58] +16651 clk cpu0 MR8 03700558:000000f00558_NS 00000000_03700530 +16651 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00000000 +16651 clk cpu0 R X8 0000000000000000 +16651 clk cpu0 R X10 0000000003700530 +16652 clk cpu0 IT (16616) 0009c53c:00001009c53c_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +16652 clk cpu0 MR8 03700550:000000f00550_NS 00000000_03700590 +16652 clk cpu0 R X9 0000000003700590 +16653 clk cpu0 IT (16617) 0009c540:00001009c540_NS f94037eb O EL1h_n : LDR x11,[sp,#0x68] +16653 clk cpu0 MR8 03700568:000000f00568_NS 00000000_ffffffd0 +16653 clk cpu0 R X11 00000000FFFFFFD0 +16654 clk cpu0 IT (16618) 0009c544:00001009c544_NS 2a0003f5 O EL1h_n : MOV w21,w0 +16654 clk cpu0 R X21 0000000000000000 +16655 clk cpu0 IT (16619) 0009c548:00001009c548_NS 9100c3e1 O EL1h_n : ADD x1,sp,#0x30 +16655 clk cpu0 R X1 0000000003700530 +16656 clk cpu0 IT (16620) 0009c54c:00001009c54c_NS aa1303e0 O EL1h_n : MOV x0,x19 +16656 clk cpu0 R X0 000000000004CCC9 +16657 clk cpu0 IT (16621) 0009c550:00001009c550_NS a903a3ea O EL1h_n : STP x10,x8,[sp,#0x38] +16657 clk cpu0 MW8 03700538:000000f00538_NS 00000000_03700530 +16657 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +16658 clk cpu0 IT (16622) 0009c554:00001009c554_NS f9001be9 O EL1h_n : STR x9,[sp,#0x30] +16658 clk cpu0 MW8 03700530:000000f00530_NS 00000000_03700590 +16659 clk cpu0 IT (16623) 0009c558:00001009c558_NS f90027eb O EL1h_n : STR x11,[sp,#0x48] +16659 clk cpu0 MW8 03700548:000000f00548_NS 00000000_ffffffd0 +16660 clk cpu0 IT (16624) 0009c55c:00001009c55c_NS 97ffd97b O EL1h_n : BL 0x92b48 +16660 clk cpu0 R X30 000000000009C560 +16661 clk cpu0 IT (16625) 00092b48:000010092b48_NS d10283ff O EL1h_n : SUB sp,sp,#0xa0 +16661 clk cpu0 R SP_EL1 0000000003700460 +16662 clk cpu0 IT (16626) 00092b4c:000010092b4c_NS a9097bf3 O EL1h_n : STP x19,x30,[sp,#0x90] +16662 clk cpu0 MW8 037004f0:000000f004f0_NS 00000000_0004ccc9 +16662 clk cpu0 MW8 037004f8:000000f004f8_NS 00000000_0009c560 +16663 clk cpu0 IT (16627) 00092b50:000010092b50_NS aa0103f3 O EL1h_n : MOV x19,x1 +16663 clk cpu0 R X19 0000000003700530 +16664 clk cpu0 IT (16628) 00092b54:000010092b54_NS d0fffdc1 O EL1h_n : ADRP x1,0x4cb54 +16664 clk cpu0 R X1 000000000004C000 +16665 clk cpu0 IT (16629) 00092b58:000010092b58_NS a90853f5 O EL1h_n : STP x21,x20,[sp,#0x80] +16665 clk cpu0 MW8 037004e0:000000f004e0_NS 00000000_00000000 +16665 clk cpu0 MW8 037004e8:000000f004e8_NS 00000000_03008528 +16666 clk cpu0 IT (16630) 00092b5c:000010092b5c_NS aa0003f4 O EL1h_n : MOV x20,x0 +16666 clk cpu0 R X20 000000000004CCC9 +16667 clk cpu0 IT (16631) 00092b60:000010092b60_NS 91002c21 O EL1h_n : ADD x1,x1,#0xb +16667 clk cpu0 R X1 000000000004C00B +16668 clk cpu0 IT (16632) 00092b64:000010092b64_NS 910013e0 O EL1h_n : ADD x0,sp,#4 +16668 clk cpu0 R X0 0000000003700464 +16669 clk cpu0 IT (16633) 00092b68:000010092b68_NS 52800762 O EL1h_n : MOV w2,#0x3b +16669 clk cpu0 R X2 000000000000003B +16670 clk cpu0 IT (16634) 00092b6c:000010092b6c_NS f90023fc O EL1h_n : STR x28,[sp,#0x40] +16670 clk cpu0 MW8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +16671 clk cpu0 IT (16635) 00092b70:000010092b70_NS a9056bfb O EL1h_n : STP x27,x26,[sp,#0x50] +16671 clk cpu0 MW8 037004b0:000000f004b0_NS 00010001_00010001 +16671 clk cpu0 MW8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +16672 clk cpu0 IT (16636) 00092b74:000010092b74_NS a90663f9 O EL1h_n : STP x25,x24,[sp,#0x60] +16672 clk cpu0 MW8 037004c0:000000f004c0_NS 00000000_0000003c +16672 clk cpu0 MW8 037004c8:000000f004c8_NS 00000000_00007c00 +16673 clk cpu0 IT (16637) 00092b78:000010092b78_NS a9075bf7 O EL1h_n : STP x23,x22,[sp,#0x70] +16673 clk cpu0 MW8 037004d0:000000f004d0_NS 00000000_00000000 +16673 clk cpu0 MW8 037004d8:000000f004d8_NS 00000000_90000000 +16674 clk cpu0 IT (16638) 00092b7c:000010092b7c_NS 97fdf655 O EL1h_n : BL 0x104d0 +16674 clk cpu0 R X30 0000000000092B80 +16675 clk cpu0 IT (16639) 000104d0:0000100104d0_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +16675 clk cpu0 MW8 03700450:000000f00450_NS 00000000_03700530 +16675 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00092b80 +16675 clk cpu0 R SP_EL1 0000000003700450 +16676 clk cpu0 IT (16640) 000104d4:0000100104d4_NS aa0003f3 O EL1h_n : MOV x19,x0 +16676 clk cpu0 R X19 0000000003700464 +16677 clk cpu0 IT (16641) 000104d8:0000100104d8_NS 9400002b O EL1h_n : BL 0x10584 +16677 clk cpu0 R X30 00000000000104DC +16678 clk cpu0 IT (16642) 00010584:000010010584_NS f100105f O EL1h_n : CMP x2,#4 +16678 clk cpu0 R cpsr 220003c5 +16679 clk cpu0 IS (16643) 00010588:000010010588_NS 54000643 O EL1h_n : B.CC 0x10650 +16680 clk cpu0 IT (16644) 0001058c:00001001058c_NS f240041f O EL1h_n : TST x0,#3 +16680 clk cpu0 R cpsr 420003c5 +16681 clk cpu0 IT (16645) 00010590:000010010590_NS 54000320 O EL1h_n : B.EQ 0x105f4 +16682 clk cpu0 IT (16646) 000105f4:0000100105f4_NS 7200042a O EL1h_n : ANDS w10,w1,#3 +16682 clk cpu0 R cpsr 020003c5 +16682 clk cpu0 R X10 0000000000000003 +16683 clk cpu0 IS (16647) 000105f8:0000100105f8_NS 54000440 O EL1h_n : B.EQ 0x10680 +16684 clk cpu0 IT (16648) 000105fc:0000100105fc_NS 52800409 O EL1h_n : MOV w9,#0x20 +16684 clk cpu0 R X9 0000000000000020 +16685 clk cpu0 IT (16649) 00010600:000010010600_NS cb0a0028 O EL1h_n : SUB x8,x1,x10 +16685 clk cpu0 R X8 000000000004C008 +16686 clk cpu0 IT (16650) 00010604:000010010604_NS f100105f O EL1h_n : CMP x2,#4 +16686 clk cpu0 R cpsr 220003c5 +16687 clk cpu0 IT (16651) 00010608:000010010608_NS 4b0a0d29 O EL1h_n : SUB w9,w9,w10,LSL #3 +16687 clk cpu0 R X9 0000000000000008 +16688 clk cpu0 IS (16652) 0001060c:00001001060c_NS 540001c3 O EL1h_n : B.CC 0x10644 +16689 clk cpu0 IT (16653) 00010610:000010010610_NS b940010c O EL1h_n : LDR w12,[x8,#0] +16689 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +16689 clk cpu0 R X12 000000000A00000A +16690 clk cpu0 IT (16654) 00010614:000010010614_NS 531d714a O EL1h_n : UBFIZ w10,w10,#3,#29 +16690 clk cpu0 R X10 0000000000000018 +16691 clk cpu0 IT (16655) 00010618:000010010618_NS aa0203eb O EL1h_n : MOV x11,x2 +16691 clk cpu0 R X11 000000000000003B +16692 clk cpu0 IT (16656) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16692 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +16692 clk cpu0 R X8 000000000004C00C +16692 clk cpu0 R X13 000000006F727245 +16693 clk cpu0 IT (16657) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16693 clk cpu0 R X12 000000000000000A +16694 clk cpu0 IT (16658) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16694 clk cpu0 R X11 0000000000000037 +16695 clk cpu0 IT (16659) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16695 clk cpu0 R cpsr 220003c5 +16696 clk cpu0 IT (16660) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16696 clk cpu0 R X14 0000000072724500 +16697 clk cpu0 IT (16661) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16697 clk cpu0 R X12 000000007272450A +16698 clk cpu0 IT (16662) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16698 clk cpu0 MW4 03700464:000000f00464_NS 7272450a +16698 clk cpu0 R X0 0000000003700468 +16699 clk cpu0 IT (16663) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16699 clk cpu0 R X12 000000006F727245 +16700 clk cpu0 IT (16664) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16701 clk cpu0 IT (16665) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16701 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +16701 clk cpu0 R X8 000000000004C010 +16701 clk cpu0 R X13 0000000049203A72 +16702 clk cpu0 IT (16666) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16702 clk cpu0 R X12 000000000000006F +16703 clk cpu0 IT (16667) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16703 clk cpu0 R X11 0000000000000033 +16704 clk cpu0 IT (16668) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16704 clk cpu0 R cpsr 220003c5 +16705 clk cpu0 IT (16669) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16705 clk cpu0 R X14 00000000203A7200 +16706 clk cpu0 IT (16670) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16706 clk cpu0 R X12 00000000203A726F +16707 clk cpu0 IT (16671) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16707 clk cpu0 MW4 03700468:000000f00468_NS 203a726f +16707 clk cpu0 R X0 000000000370046C +16708 clk cpu0 IT (16672) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16708 clk cpu0 R X12 0000000049203A72 +16709 clk cpu0 IT (16673) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16710 clk cpu0 IT (16674) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16710 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +16710 clk cpu0 R X8 000000000004C014 +16710 clk cpu0 R X13 0000000067656C6C +16711 clk cpu0 IT (16675) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16711 clk cpu0 R X12 0000000000000049 +16712 clk cpu0 IT (16676) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16712 clk cpu0 R X11 000000000000002F +16713 clk cpu0 IT (16677) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16713 clk cpu0 R cpsr 220003c5 +16714 clk cpu0 IT (16678) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16714 clk cpu0 R X14 00000000656C6C00 +16715 clk cpu0 IT (16679) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16715 clk cpu0 R X12 00000000656C6C49 +16716 clk cpu0 IT (16680) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16716 clk cpu0 MW4 0370046c:000000f0046c_NS 656c6c49 +16716 clk cpu0 R X0 0000000003700470 +16717 clk cpu0 IT (16681) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16717 clk cpu0 R X12 0000000067656C6C +16718 clk cpu0 IT (16682) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16719 clk cpu0 IT (16683) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16719 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +16719 clk cpu0 R X8 000000000004C018 +16719 clk cpu0 R X13 0000000066206C61 +16720 clk cpu0 IT (16684) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16720 clk cpu0 R X12 0000000000000067 +16721 clk cpu0 IT (16685) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16721 clk cpu0 R X11 000000000000002B +16722 clk cpu0 IT (16686) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16722 clk cpu0 R cpsr 220003c5 +16723 clk cpu0 IT (16687) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16723 clk cpu0 R X14 00000000206C6100 +16724 clk cpu0 IT (16688) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16724 clk cpu0 R X12 00000000206C6167 +16725 clk cpu0 IT (16689) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16725 clk cpu0 MW4 03700470:000000f00470_NS 206c6167 +16725 clk cpu0 R X0 0000000003700474 +16726 clk cpu0 IT (16690) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16726 clk cpu0 R X12 0000000066206C61 +16727 clk cpu0 IT (16691) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16728 clk cpu0 IT (16692) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16728 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +16728 clk cpu0 R X8 000000000004C01C +16728 clk cpu0 R X13 00000000616D726F +16729 clk cpu0 IT (16693) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16729 clk cpu0 R X12 0000000000000066 +16730 clk cpu0 IT (16694) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16730 clk cpu0 R X11 0000000000000027 +16731 clk cpu0 IT (16695) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16731 clk cpu0 R cpsr 220003c5 +16732 clk cpu0 IT (16696) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16732 clk cpu0 R X14 000000006D726F00 +16733 clk cpu0 IT (16697) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16733 clk cpu0 R X12 000000006D726F66 +16734 clk cpu0 IT (16698) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16734 clk cpu0 MW4 03700474:000000f00474_NS 6d726f66 +16734 clk cpu0 R X0 0000000003700478 +16735 clk cpu0 IT (16699) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16735 clk cpu0 R X12 00000000616D726F +16736 clk cpu0 IT (16700) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16737 clk cpu0 IT (16701) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16737 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +16737 clk cpu0 R X8 000000000004C020 +16737 clk cpu0 R X13 0000000070732074 +16738 clk cpu0 IT (16702) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16738 clk cpu0 R X12 0000000000000061 +16739 clk cpu0 IT (16703) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16739 clk cpu0 R X11 0000000000000023 +16740 clk cpu0 IT (16704) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16740 clk cpu0 R cpsr 220003c5 +16741 clk cpu0 IT (16705) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16741 clk cpu0 R X14 0000000073207400 +16742 clk cpu0 IT (16706) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16742 clk cpu0 R X12 0000000073207461 +16743 clk cpu0 IT (16707) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16743 clk cpu0 MW4 03700478:000000f00478_NS 73207461 +16743 clk cpu0 R X0 000000000370047C +16744 clk cpu0 IT (16708) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16744 clk cpu0 R X12 0000000070732074 +16745 clk cpu0 IT (16709) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16746 clk cpu0 IT (16710) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16746 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +16746 clk cpu0 R X8 000000000004C024 +16746 clk cpu0 R X13 0000000066696365 +16747 clk cpu0 IT (16711) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16747 clk cpu0 R X12 0000000000000070 +16748 clk cpu0 IT (16712) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16748 clk cpu0 R X11 000000000000001F +16749 clk cpu0 IT (16713) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16749 clk cpu0 R cpsr 220003c5 +16750 clk cpu0 IT (16714) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16750 clk cpu0 R X14 0000000069636500 +16751 clk cpu0 IT (16715) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16751 clk cpu0 R X12 0000000069636570 +16752 clk cpu0 IT (16716) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16752 clk cpu0 MW4 0370047c:000000f0047c_NS 69636570 +16752 clk cpu0 R X0 0000000003700480 +16753 clk cpu0 IT (16717) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16753 clk cpu0 R X12 0000000066696365 +16754 clk cpu0 IT (16718) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16755 clk cpu0 IT (16719) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16755 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +16755 clk cpu0 R X8 000000000004C028 +16755 clk cpu0 R X13 0000000020726569 +16756 clk cpu0 IT (16720) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16756 clk cpu0 R X12 0000000000000066 +16757 clk cpu0 IT (16721) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16757 clk cpu0 R X11 000000000000001B +16758 clk cpu0 IT (16722) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16758 clk cpu0 R cpsr 220003c5 +16759 clk cpu0 IT (16723) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16759 clk cpu0 R X14 0000000072656900 +16760 clk cpu0 IT (16724) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16760 clk cpu0 R X12 0000000072656966 +16761 clk cpu0 IT (16725) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16761 clk cpu0 MW4 03700480:000000f00480_NS 72656966 +16761 clk cpu0 R X0 0000000003700484 +16762 clk cpu0 IT (16726) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16762 clk cpu0 R X12 0000000020726569 +16763 clk cpu0 IT (16727) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16764 clk cpu0 IT (16728) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16764 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +16764 clk cpu0 R X8 000000000004C02C +16764 clk cpu0 R X13 0000000064657375 +16765 clk cpu0 IT (16729) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16765 clk cpu0 R X12 0000000000000020 +16766 clk cpu0 IT (16730) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16766 clk cpu0 R X11 0000000000000017 +16767 clk cpu0 IT (16731) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16767 clk cpu0 R cpsr 220003c5 +16768 clk cpu0 IT (16732) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16768 clk cpu0 R X14 0000000065737500 +16769 clk cpu0 IT (16733) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16769 clk cpu0 R X12 0000000065737520 +16770 clk cpu0 IT (16734) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16770 clk cpu0 MW4 03700484:000000f00484_NS 65737520 +16770 clk cpu0 R X0 0000000003700488 +16771 clk cpu0 IT (16735) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16771 clk cpu0 R X12 0000000064657375 +16772 clk cpu0 IT (16736) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16773 clk cpu0 IT (16737) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16773 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +16773 clk cpu0 R X8 000000000004C030 +16773 clk cpu0 R X13 000000005F27203A +16774 clk cpu0 IT (16738) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16774 clk cpu0 R X12 0000000000000064 +16775 clk cpu0 IT (16739) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16775 clk cpu0 R X11 0000000000000013 +16776 clk cpu0 IT (16740) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16776 clk cpu0 R cpsr 220003c5 +16777 clk cpu0 IT (16741) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16777 clk cpu0 R X14 0000000027203A00 +16778 clk cpu0 IT (16742) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16778 clk cpu0 R X12 0000000027203A64 +16779 clk cpu0 IT (16743) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16779 clk cpu0 MW4 03700488:000000f00488_NS 27203a64 +16779 clk cpu0 R X0 000000000370048C +16780 clk cpu0 IT (16744) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16780 clk cpu0 R X12 000000005F27203A +16781 clk cpu0 IT (16745) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16782 clk cpu0 IT (16746) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16782 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +16782 clk cpu0 R X8 000000000004C034 +16782 clk cpu0 R X13 0000000045202E27 +16783 clk cpu0 IT (16747) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16783 clk cpu0 R X12 000000000000005F +16784 clk cpu0 IT (16748) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16784 clk cpu0 R X11 000000000000000F +16785 clk cpu0 IT (16749) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16785 clk cpu0 R cpsr 220003c5 +16786 clk cpu0 IT (16750) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16786 clk cpu0 R X14 00000000202E2700 +16787 clk cpu0 IT (16751) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16787 clk cpu0 R X12 00000000202E275F +16788 clk cpu0 IT (16752) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16788 clk cpu0 MW4 0370048c:000000f0048c_NS 202e275f +16788 clk cpu0 R X0 0000000003700490 +16789 clk cpu0 IT (16753) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16789 clk cpu0 R X12 0000000045202E27 +16790 clk cpu0 IT (16754) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16791 clk cpu0 IT (16755) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16791 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +16791 clk cpu0 R X8 000000000004C038 +16791 clk cpu0 R X13 000000006E69646E +16792 clk cpu0 IT (16756) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16792 clk cpu0 R X12 0000000000000045 +16793 clk cpu0 IT (16757) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16793 clk cpu0 R X11 000000000000000B +16794 clk cpu0 IT (16758) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16794 clk cpu0 R cpsr 220003c5 +16795 clk cpu0 IT (16759) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16795 clk cpu0 R X14 0000000069646E00 +16796 clk cpu0 IT (16760) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16796 clk cpu0 R X12 0000000069646E45 +16797 clk cpu0 IT (16761) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16797 clk cpu0 MW4 03700490:000000f00490_NS 69646e45 +16797 clk cpu0 R X0 0000000003700494 +16798 clk cpu0 IT (16762) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16798 clk cpu0 R X12 000000006E69646E +16799 clk cpu0 IT (16763) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16800 clk cpu0 IT (16764) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16800 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +16800 clk cpu0 R X8 000000000004C03C +16800 clk cpu0 R X13 0000000065542067 +16801 clk cpu0 IT (16765) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16801 clk cpu0 R X12 000000000000006E +16802 clk cpu0 IT (16766) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16802 clk cpu0 R X11 0000000000000007 +16803 clk cpu0 IT (16767) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16803 clk cpu0 R cpsr 220003c5 +16804 clk cpu0 IT (16768) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16804 clk cpu0 R X14 0000000054206700 +16805 clk cpu0 IT (16769) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16805 clk cpu0 R X12 000000005420676E +16806 clk cpu0 IT (16770) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16806 clk cpu0 MW4 03700494:000000f00494_NS 5420676e +16806 clk cpu0 R X0 0000000003700498 +16807 clk cpu0 IT (16771) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16807 clk cpu0 R X12 0000000065542067 +16808 clk cpu0 IT (16772) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16809 clk cpu0 IT (16773) 0001061c:00001001061c_NS b8404d0d O EL1h_n : LDR w13,[x8,#4]! +16809 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +16809 clk cpu0 R X8 000000000004C040 +16809 clk cpu0 R X13 000000000A2E7473 +16810 clk cpu0 IT (16774) 00010620:000010010620_NS 1aca258c O EL1h_n : LSR w12,w12,w10 +16810 clk cpu0 R X12 0000000000000065 +16811 clk cpu0 IT (16775) 00010624:000010010624_NS d100116b O EL1h_n : SUB x11,x11,#4 +16811 clk cpu0 R X11 0000000000000003 +16812 clk cpu0 IT (16776) 00010628:000010010628_NS f1000d7f O EL1h_n : CMP x11,#3 +16812 clk cpu0 R cpsr 620003c5 +16813 clk cpu0 IT (16777) 0001062c:00001001062c_NS 1ac921ae O EL1h_n : LSL w14,w13,w9 +16813 clk cpu0 R X14 000000002E747300 +16814 clk cpu0 IT (16778) 00010630:000010010630_NS 2a0c01cc O EL1h_n : ORR w12,w14,w12 +16814 clk cpu0 R X12 000000002E747365 +16815 clk cpu0 IT (16779) 00010634:000010010634_NS b800440c O EL1h_n : STR w12,[x0],#4 +16815 clk cpu0 MW4 03700498:000000f00498_NS 2e747365 +16815 clk cpu0 R X0 000000000370049C +16816 clk cpu0 IT (16780) 00010638:000010010638_NS 2a0d03ec O EL1h_n : MOV w12,w13 +16816 clk cpu0 R X12 000000000A2E7473 +16817 clk cpu0 IS (16781) 0001063c:00001001063c_NS 54ffff08 O EL1h_n : B.HI 0x1061c +16818 clk cpu0 IT (16782) 00010640:000010010640_NS 92400442 O EL1h_n : AND x2,x2,#3 +16818 clk cpu0 R X2 0000000000000003 +16819 clk cpu0 IT (16783) 00010644:000010010644_NS 53037d29 O EL1h_n : LSR w9,w9,#3 +16819 clk cpu0 R X9 0000000000000001 +16820 clk cpu0 IT (16784) 00010648:000010010648_NS cb090108 O EL1h_n : SUB x8,x8,x9 +16820 clk cpu0 R X8 000000000004C03F +16821 clk cpu0 IT (16785) 0001064c:00001001064c_NS 91001101 O EL1h_n : ADD x1,x8,#4 +16821 clk cpu0 R X1 000000000004C043 +16822 clk cpu0 IT (16786) 00010650:000010010650_NS 7100045f O EL1h_n : CMP w2,#1 +16822 clk cpu0 R cpsr 220003c5 +16823 clk cpu0 IS (16787) 00010654:000010010654_NS 5400014b O EL1h_n : B.LT 0x1067c +16824 clk cpu0 IT (16788) 00010658:000010010658_NS 39400028 O EL1h_n : LDRB w8,[x1,#0] +16824 clk cpu0 MR1 0004c043:00001004c043_NS 0a +16824 clk cpu0 R X8 000000000000000A +16825 clk cpu0 IT (16789) 0001065c:00001001065c_NS 39000008 O EL1h_n : STRB w8,[x0,#0] +16825 clk cpu0 MW1 0370049c:000000f0049c_NS 0a +16826 clk cpu0 IS (16790) 00010660:000010010660_NS 540000e0 O EL1h_n : B.EQ 0x1067c +16827 clk cpu0 IT (16791) 00010664:000010010664_NS 39400428 O EL1h_n : LDRB w8,[x1,#1] +16827 clk cpu0 MR1 0004c044:00001004c044_NS 00 +16827 clk cpu0 R X8 0000000000000000 +16828 clk cpu0 IT (16792) 00010668:000010010668_NS 71000c5f O EL1h_n : CMP w2,#3 +16828 clk cpu0 R cpsr 620003c5 +16829 clk cpu0 IT (16793) 0001066c:00001001066c_NS 39000408 O EL1h_n : STRB w8,[x0,#1] +16829 clk cpu0 MW1 0370049d:000000f0049d_NS 00 +16830 clk cpu0 IS (16794) 00010670:000010010670_NS 5400006b O EL1h_n : B.LT 0x1067c +16831 clk cpu0 IT (16795) 00010674:000010010674_NS 39400828 O EL1h_n : LDRB w8,[x1,#2] +16831 clk cpu0 MR1 0004c045:00001004c045_NS 00 +16831 clk cpu0 R X8 0000000000000000 +16832 clk cpu0 IT (16796) 00010678:000010010678_NS 39000808 O EL1h_n : STRB w8,[x0,#2] +16832 clk cpu0 MW1 0370049e:000000f0049e_NS 00 +16833 clk cpu0 IT (16797) 0001067c:00001001067c_NS d65f03c0 O EL1h_n : RET +16834 clk cpu0 IT (16798) 000104dc:0000100104dc_NS aa1303e0 O EL1h_n : MOV x0,x19 +16834 clk cpu0 R X0 0000000003700464 +16835 clk cpu0 IT (16799) 000104e0:0000100104e0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +16835 clk cpu0 MR8 03700450:000000f00450_NS 00000000_03700530 +16835 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00092b80 +16835 clk cpu0 R SP_EL1 0000000003700460 +16835 clk cpu0 R X19 0000000003700530 +16835 clk cpu0 R X30 0000000000092B80 +16836 clk cpu0 IT (16800) 000104e4:0000100104e4_NS d65f03c0 O EL1h_n : RET +16837 clk cpu0 IT (16801) 00092b80:000010092b80_NS d0fffdd6 O EL1h_n : ADRP x22,0x4cb80 +16837 clk cpu0 R X22 000000000004C000 +16838 clk cpu0 IT (16802) 00092b84:000010092b84_NS d0fffdd7 O EL1h_n : ADRP x23,0x4cb84 +16838 clk cpu0 R X23 000000000004C000 +16839 clk cpu0 IT (16803) 00092b88:000010092b88_NS 2a1f03fa O EL1h_n : MOV w26,wzr +16839 clk cpu0 R X26 0000000000000000 +16840 clk cpu0 IT (16804) 00092b8c:000010092b8c_NS f0017cb5 O EL1h_n : ADRP x21,0x3029b8c +16840 clk cpu0 R X21 0000000003029000 +16841 clk cpu0 IT (16805) 00092b90:000010092b90_NS 910422d6 O EL1h_n : ADD x22,x22,#0x108 +16841 clk cpu0 R X22 000000000004C108 +16842 clk cpu0 IT (16806) 00092b94:000010092b94_NS 9104a6f7 O EL1h_n : ADD x23,x23,#0x129 +16842 clk cpu0 R X23 000000000004C129 +16843 clk cpu0 IT (16807) 00092b98:000010092b98_NS f0017d78 O EL1h_n : ADRP x24,0x3041b98 +16843 clk cpu0 R X24 0000000003041000 +16844 clk cpu0 IT (16808) 00092b9c:000010092b9c_NS 90030c39 O EL1h_n : ADRP x25,0x6216b9c +16844 clk cpu0 R X25 0000000006216000 +16845 clk cpu0 IT (16809) 00092ba0:000010092ba0_NS 14000005 O EL1h_n : B 0x92bb4 +16846 clk cpu0 IT (16810) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16846 clk cpu0 MR1 0004ccc9:00001004ccc9_NS 20 +16846 clk cpu0 R X8 0000000000000020 +16847 clk cpu0 IT (16811) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16847 clk cpu0 R cpsr 820003c5 +16848 clk cpu0 IS (16812) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16849 clk cpu0 IS (16813) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16850 clk cpu0 IT (16814) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16850 clk cpu0 R cpsr 020003c5 +16851 clk cpu0 IT (16815) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16852 clk cpu0 IT (16816) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16852 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16852 clk cpu0 R X9 0000000013000000 +16853 clk cpu0 IT (16817) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16853 clk cpu0 R X27 000000000004CCC9 +16854 clk cpu0 IT (16818) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16854 clk cpu0 R X20 000000000004CCCA +16855 clk cpu0 IT (16819) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16855 clk cpu0 MW1 13000000:000013000000_NS 20 +16856 clk cpu0 IT (16820) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16856 clk cpu0 MR1 0004ccca:00001004ccca_NS 45 +16856 clk cpu0 R X8 0000000000000045 +16857 clk cpu0 IT (16821) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16857 clk cpu0 R cpsr 220003c5 +16858 clk cpu0 IS (16822) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16859 clk cpu0 IS (16823) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16860 clk cpu0 IT (16824) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16860 clk cpu0 R cpsr 020003c5 +16861 clk cpu0 IT (16825) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16862 clk cpu0 IT (16826) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16862 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16862 clk cpu0 R X9 0000000013000000 +16863 clk cpu0 IT (16827) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16863 clk cpu0 R X27 000000000004CCCA +16864 clk cpu0 IT (16828) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16864 clk cpu0 R X20 000000000004CCCB +16865 clk cpu0 IT (16829) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16865 clk cpu0 MW1 13000000:000013000000_NS 45 +16866 clk cpu0 IT (16830) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16866 clk cpu0 MR1 0004cccb:00001004cccb_NS 6e +16866 clk cpu0 R X8 000000000000006E +16867 clk cpu0 IT (16831) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16867 clk cpu0 R cpsr 220003c5 +16868 clk cpu0 IS (16832) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16869 clk cpu0 IS (16833) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16870 clk cpu0 IT (16834) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16870 clk cpu0 R cpsr 020003c5 +16871 clk cpu0 IT (16835) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16872 clk cpu0 IT (16836) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16872 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16872 clk cpu0 R X9 0000000013000000 +16873 clk cpu0 IT (16837) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16873 clk cpu0 R X27 000000000004CCCB +16874 clk cpu0 IT (16838) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16874 clk cpu0 R X20 000000000004CCCC +16875 clk cpu0 IT (16839) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16875 clk cpu0 MW1 13000000:000013000000_NS 6e +16876 clk cpu0 IT (16840) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16876 clk cpu0 MR1 0004cccc:00001004cccc_NS 61 +16876 clk cpu0 R X8 0000000000000061 +16877 clk cpu0 IT (16841) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16877 clk cpu0 R cpsr 220003c5 +16878 clk cpu0 IS (16842) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16879 clk cpu0 IS (16843) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16880 clk cpu0 IT (16844) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16880 clk cpu0 R cpsr 020003c5 +16881 clk cpu0 IT (16845) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16882 clk cpu0 IT (16846) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16882 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16882 clk cpu0 R X9 0000000013000000 +16883 clk cpu0 IT (16847) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16883 clk cpu0 R X27 000000000004CCCC +16884 clk cpu0 IT (16848) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16884 clk cpu0 R X20 000000000004CCCD +16885 clk cpu0 IT (16849) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16885 clk cpu0 MW1 13000000:000013000000_NS 61 +16886 clk cpu0 IT (16850) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16886 clk cpu0 MR1 0004cccd:00001004cccd_NS 62 +16886 clk cpu0 R X8 0000000000000062 +16887 clk cpu0 IT (16851) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16887 clk cpu0 R cpsr 220003c5 +16888 clk cpu0 IS (16852) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16889 clk cpu0 IS (16853) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16890 clk cpu0 IT (16854) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16890 clk cpu0 R cpsr 020003c5 +16891 clk cpu0 IT (16855) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16892 clk cpu0 IT (16856) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16892 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16892 clk cpu0 R X9 0000000013000000 +16893 clk cpu0 IT (16857) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16893 clk cpu0 R X27 000000000004CCCD +16894 clk cpu0 IT (16858) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16894 clk cpu0 R X20 000000000004CCCE +16895 clk cpu0 IT (16859) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16895 clk cpu0 MW1 13000000:000013000000_NS 62 +16896 clk cpu0 IT (16860) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16896 clk cpu0 MR1 0004ccce:00001004ccce_NS 6c +16896 clk cpu0 R X8 000000000000006C +16897 clk cpu0 IT (16861) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16897 clk cpu0 R cpsr 220003c5 +16898 clk cpu0 IS (16862) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16899 clk cpu0 IS (16863) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16900 clk cpu0 IT (16864) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16900 clk cpu0 R cpsr 020003c5 +16901 clk cpu0 IT (16865) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16902 clk cpu0 IT (16866) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16902 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16902 clk cpu0 R X9 0000000013000000 +16903 clk cpu0 IT (16867) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16903 clk cpu0 R X27 000000000004CCCE +16904 clk cpu0 IT (16868) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16904 clk cpu0 R X20 000000000004CCCF +16905 clk cpu0 IT (16869) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16905 clk cpu0 MW1 13000000:000013000000_NS 6c +16906 clk cpu0 IT (16870) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16906 clk cpu0 MR1 0004cccf:00001004cccf_NS 65 +16906 clk cpu0 R X8 0000000000000065 +16907 clk cpu0 IT (16871) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16907 clk cpu0 R cpsr 220003c5 +16908 clk cpu0 IS (16872) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16909 clk cpu0 IS (16873) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16910 clk cpu0 IT (16874) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16910 clk cpu0 R cpsr 020003c5 +16911 clk cpu0 IT (16875) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16912 clk cpu0 IT (16876) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16912 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16912 clk cpu0 R X9 0000000013000000 +16913 clk cpu0 IT (16877) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +16913 clk cpu0 R X27 000000000004CCCF +16914 clk cpu0 IT (16878) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +16914 clk cpu0 R X20 000000000004CCD0 +16915 clk cpu0 IT (16879) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +16915 clk cpu0 MW1 13000000:000013000000_NS 65 +16916 clk cpu0 IT (16880) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +16916 clk cpu0 MR1 0004ccd0:00001004ccd0_NS 20 +16916 clk cpu0 R X8 0000000000000020 +16917 clk cpu0 IT (16881) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +16917 clk cpu0 R cpsr 820003c5 +16918 clk cpu0 IS (16882) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +16919 clk cpu0 IS (16883) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +16920 clk cpu0 IT (16884) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +16920 clk cpu0 R cpsr 420003c5 +16921 clk cpu0 IS (16885) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +16922 clk cpu0 IT (16886) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +16922 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +16922 clk cpu0 R X8 0000000000000000 +16923 clk cpu0 IT (16887) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +16923 clk cpu0 MR8 0004ccd0:00001004ccd0_NS 72746563_61727420 +16923 clk cpu0 R X0 7274656361727420 +16924 clk cpu0 IT (16888) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +16924 clk cpu0 R cpsr 820003c5 +16925 clk cpu0 IT (16889) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +16926 clk cpu0 IT (16890) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +16926 clk cpu0 R X27 0000000000000000 +16927 clk cpu0 IT (16891) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +16927 clk cpu0 R X28 000000000004CCD0 +16928 clk cpu0 IT (16892) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +16928 clk cpu0 R X8 00000000FFFFFFF8 +16929 clk cpu0 IT (16893) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16929 clk cpu0 R cpsr 020003c5 +16929 clk cpu0 R X9 0000000000000020 +16930 clk cpu0 IS (16894) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16931 clk cpu0 IT (16895) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16931 clk cpu0 R cpsr 820003c5 +16932 clk cpu0 IS (16896) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16933 clk cpu0 IT (16897) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16933 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16933 clk cpu0 R X9 0000000013000000 +16934 clk cpu0 IT (16898) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16934 clk cpu0 R cpsr 820003c5 +16934 clk cpu0 R X8 00000000FFFFFFF9 +16935 clk cpu0 IT (16899) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16935 clk cpu0 MW1 13000000:000013000000_NS 20 +16936 clk cpu0 IT (16900) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16936 clk cpu0 R X0 0072746563617274 +16937 clk cpu0 IT (16901) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16938 clk cpu0 IT (16902) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16938 clk cpu0 R cpsr 020003c5 +16938 clk cpu0 R X9 0000000000000074 +16939 clk cpu0 IS (16903) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16940 clk cpu0 IT (16904) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16940 clk cpu0 R cpsr 220003c5 +16941 clk cpu0 IS (16905) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16942 clk cpu0 IT (16906) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16942 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16942 clk cpu0 R X9 0000000013000000 +16943 clk cpu0 IT (16907) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16943 clk cpu0 R cpsr 820003c5 +16943 clk cpu0 R X8 00000000FFFFFFFA +16944 clk cpu0 IT (16908) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16944 clk cpu0 MW1 13000000:000013000000_NS 74 +16945 clk cpu0 IT (16909) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16945 clk cpu0 R X0 0000727465636172 +16946 clk cpu0 IT (16910) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16947 clk cpu0 IT (16911) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16947 clk cpu0 R cpsr 020003c5 +16947 clk cpu0 R X9 0000000000000072 +16948 clk cpu0 IS (16912) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16949 clk cpu0 IT (16913) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16949 clk cpu0 R cpsr 220003c5 +16950 clk cpu0 IS (16914) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16951 clk cpu0 IT (16915) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16951 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16951 clk cpu0 R X9 0000000013000000 +16952 clk cpu0 IT (16916) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16952 clk cpu0 R cpsr 820003c5 +16952 clk cpu0 R X8 00000000FFFFFFFB +16953 clk cpu0 IT (16917) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16953 clk cpu0 MW1 13000000:000013000000_NS 72 +16954 clk cpu0 IT (16918) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16954 clk cpu0 R X0 0000007274656361 +16955 clk cpu0 IT (16919) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16956 clk cpu0 IT (16920) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16956 clk cpu0 R cpsr 020003c5 +16956 clk cpu0 R X9 0000000000000061 +16957 clk cpu0 IS (16921) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16958 clk cpu0 IT (16922) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16958 clk cpu0 R cpsr 220003c5 +16959 clk cpu0 IS (16923) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16960 clk cpu0 IT (16924) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16960 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16960 clk cpu0 R X9 0000000013000000 +16961 clk cpu0 IT (16925) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16961 clk cpu0 R cpsr 820003c5 +16961 clk cpu0 R X8 00000000FFFFFFFC +16962 clk cpu0 IT (16926) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16962 clk cpu0 MW1 13000000:000013000000_NS 61 +16963 clk cpu0 IT (16927) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16963 clk cpu0 R X0 0000000072746563 +16964 clk cpu0 IT (16928) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16965 clk cpu0 IT (16929) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16965 clk cpu0 R cpsr 020003c5 +16965 clk cpu0 R X9 0000000000000063 +16966 clk cpu0 IS (16930) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16967 clk cpu0 IT (16931) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16967 clk cpu0 R cpsr 220003c5 +16968 clk cpu0 IS (16932) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16969 clk cpu0 IT (16933) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16969 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16969 clk cpu0 R X9 0000000013000000 +16970 clk cpu0 IT (16934) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16970 clk cpu0 R cpsr 820003c5 +16970 clk cpu0 R X8 00000000FFFFFFFD +16971 clk cpu0 IT (16935) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16971 clk cpu0 MW1 13000000:000013000000_NS 63 +16972 clk cpu0 IT (16936) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16972 clk cpu0 R X0 0000000000727465 +16973 clk cpu0 IT (16937) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16974 clk cpu0 IT (16938) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16974 clk cpu0 R cpsr 020003c5 +16974 clk cpu0 R X9 0000000000000065 +16975 clk cpu0 IS (16939) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16976 clk cpu0 IT (16940) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16976 clk cpu0 R cpsr 220003c5 +16977 clk cpu0 IS (16941) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16978 clk cpu0 IT (16942) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16978 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16978 clk cpu0 R X9 0000000013000000 +16979 clk cpu0 IT (16943) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16979 clk cpu0 R cpsr 820003c5 +16979 clk cpu0 R X8 00000000FFFFFFFE +16980 clk cpu0 IT (16944) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16980 clk cpu0 MW1 13000000:000013000000_NS 65 +16981 clk cpu0 IT (16945) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16981 clk cpu0 R X0 0000000000007274 +16982 clk cpu0 IT (16946) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16983 clk cpu0 IT (16947) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16983 clk cpu0 R cpsr 020003c5 +16983 clk cpu0 R X9 0000000000000074 +16984 clk cpu0 IS (16948) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16985 clk cpu0 IT (16949) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16985 clk cpu0 R cpsr 220003c5 +16986 clk cpu0 IS (16950) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16987 clk cpu0 IT (16951) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16987 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16987 clk cpu0 R X9 0000000013000000 +16988 clk cpu0 IT (16952) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16988 clk cpu0 R cpsr 820003c5 +16988 clk cpu0 R X8 00000000FFFFFFFF +16989 clk cpu0 IT (16953) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16989 clk cpu0 MW1 13000000:000013000000_NS 74 +16990 clk cpu0 IT (16954) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16990 clk cpu0 R X0 0000000000000072 +16991 clk cpu0 IT (16955) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +16992 clk cpu0 IT (16956) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +16992 clk cpu0 R cpsr 020003c5 +16992 clk cpu0 R X9 0000000000000072 +16993 clk cpu0 IS (16957) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +16994 clk cpu0 IT (16958) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +16994 clk cpu0 R cpsr 220003c5 +16995 clk cpu0 IS (16959) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +16996 clk cpu0 IT (16960) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +16996 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +16996 clk cpu0 R X9 0000000013000000 +16997 clk cpu0 IT (16961) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +16997 clk cpu0 R cpsr 620003c5 +16997 clk cpu0 R X8 0000000000000000 +16998 clk cpu0 IT (16962) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +16998 clk cpu0 MW1 13000000:000013000000_NS 72 +16999 clk cpu0 IT (16963) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +16999 clk cpu0 R X0 0000000000000000 +17000 clk cpu0 IS (16964) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17001 clk cpu0 IT (16965) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +17001 clk cpu0 MR8 0004ccd8:00001004ccd8_NS 69206c65_2e656361 +17001 clk cpu0 R X0 69206C652E656361 +17001 clk cpu0 R X28 000000000004CCD8 +17002 clk cpu0 IT (16966) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +17002 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +17002 clk cpu0 R X9 0000000000000000 +17003 clk cpu0 IT (16967) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +17003 clk cpu0 R X8 0000000000000000 +17004 clk cpu0 IT (16968) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +17004 clk cpu0 R X27 0000000000000008 +17005 clk cpu0 IT (16969) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +17005 clk cpu0 R cpsr 820003c5 +17006 clk cpu0 IT (16970) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +17007 clk cpu0 IT (16971) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +17007 clk cpu0 R X8 00000000FFFFFFF8 +17008 clk cpu0 IT (16972) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17008 clk cpu0 R cpsr 020003c5 +17008 clk cpu0 R X9 0000000000000061 +17009 clk cpu0 IS (16973) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17010 clk cpu0 IT (16974) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17010 clk cpu0 R cpsr 220003c5 +17011 clk cpu0 IS (16975) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17012 clk cpu0 IT (16976) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17012 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17012 clk cpu0 R X9 0000000013000000 +17013 clk cpu0 IT (16977) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17013 clk cpu0 R cpsr 820003c5 +17013 clk cpu0 R X8 00000000FFFFFFF9 +17014 clk cpu0 IT (16978) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17014 clk cpu0 MW1 13000000:000013000000_NS 61 +17015 clk cpu0 IT (16979) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17015 clk cpu0 R X0 0069206C652E6563 +17016 clk cpu0 IT (16980) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17017 clk cpu0 IT (16981) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17017 clk cpu0 R cpsr 020003c5 +17017 clk cpu0 R X9 0000000000000063 +17018 clk cpu0 IS (16982) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17019 clk cpu0 IT (16983) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17019 clk cpu0 R cpsr 220003c5 +17020 clk cpu0 IS (16984) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17021 clk cpu0 IT (16985) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17021 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17021 clk cpu0 R X9 0000000013000000 +17022 clk cpu0 IT (16986) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17022 clk cpu0 R cpsr 820003c5 +17022 clk cpu0 R X8 00000000FFFFFFFA +17023 clk cpu0 IT (16987) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17023 clk cpu0 MW1 13000000:000013000000_NS 63 +17024 clk cpu0 IT (16988) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17024 clk cpu0 R X0 000069206C652E65 +17025 clk cpu0 IT (16989) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17026 clk cpu0 IT (16990) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17026 clk cpu0 R cpsr 020003c5 +17026 clk cpu0 R X9 0000000000000065 +17027 clk cpu0 IS (16991) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17028 clk cpu0 IT (16992) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17028 clk cpu0 R cpsr 220003c5 +17029 clk cpu0 IS (16993) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17030 clk cpu0 IT (16994) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17030 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17030 clk cpu0 R X9 0000000013000000 +17031 clk cpu0 IT (16995) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17031 clk cpu0 R cpsr 820003c5 +17031 clk cpu0 R X8 00000000FFFFFFFB +17032 clk cpu0 IT (16996) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17032 clk cpu0 MW1 13000000:000013000000_NS 65 +17033 clk cpu0 IT (16997) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17033 clk cpu0 R X0 00000069206C652E +17034 clk cpu0 IT (16998) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17035 clk cpu0 IT (16999) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17035 clk cpu0 R cpsr 020003c5 +17035 clk cpu0 R X9 000000000000002E +17036 clk cpu0 IS (17000) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17037 clk cpu0 IT (17001) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17037 clk cpu0 R cpsr 220003c5 +17038 clk cpu0 IS (17002) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17039 clk cpu0 IT (17003) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17039 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17039 clk cpu0 R X9 0000000013000000 +17040 clk cpu0 IT (17004) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17040 clk cpu0 R cpsr 820003c5 +17040 clk cpu0 R X8 00000000FFFFFFFC +17041 clk cpu0 IT (17005) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17041 clk cpu0 MW1 13000000:000013000000_NS 2e +17042 clk cpu0 IT (17006) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17042 clk cpu0 R X0 0000000069206C65 +17043 clk cpu0 IT (17007) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17044 clk cpu0 IT (17008) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17044 clk cpu0 R cpsr 020003c5 +17044 clk cpu0 R X9 0000000000000065 +17045 clk cpu0 IS (17009) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17046 clk cpu0 IT (17010) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17046 clk cpu0 R cpsr 220003c5 +17047 clk cpu0 IS (17011) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17048 clk cpu0 IT (17012) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17048 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17048 clk cpu0 R X9 0000000013000000 +17049 clk cpu0 IT (17013) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17049 clk cpu0 R cpsr 820003c5 +17049 clk cpu0 R X8 00000000FFFFFFFD +17050 clk cpu0 IT (17014) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17050 clk cpu0 MW1 13000000:000013000000_NS 65 +17051 clk cpu0 IT (17015) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17051 clk cpu0 R X0 000000000069206C +17052 clk cpu0 IT (17016) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17053 clk cpu0 IT (17017) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17053 clk cpu0 R cpsr 020003c5 +17053 clk cpu0 R X9 000000000000006C +17054 clk cpu0 IS (17018) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17055 clk cpu0 IT (17019) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17055 clk cpu0 R cpsr 220003c5 +17056 clk cpu0 IS (17020) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17057 clk cpu0 IT (17021) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17057 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17057 clk cpu0 R X9 0000000013000000 +17058 clk cpu0 IT (17022) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17058 clk cpu0 R cpsr 820003c5 +17058 clk cpu0 R X8 00000000FFFFFFFE +17059 clk cpu0 IT (17023) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17059 clk cpu0 MW1 13000000:000013000000_NS 6c +17060 clk cpu0 IT (17024) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17060 clk cpu0 R X0 0000000000006920 +17061 clk cpu0 IT (17025) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17062 clk cpu0 IT (17026) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17062 clk cpu0 R cpsr 020003c5 +17062 clk cpu0 R X9 0000000000000020 +17063 clk cpu0 IS (17027) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17064 clk cpu0 IT (17028) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17064 clk cpu0 R cpsr 820003c5 +17065 clk cpu0 IS (17029) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17066 clk cpu0 IT (17030) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17066 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17066 clk cpu0 R X9 0000000013000000 +17067 clk cpu0 IT (17031) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17067 clk cpu0 R cpsr 820003c5 +17067 clk cpu0 R X8 00000000FFFFFFFF +17068 clk cpu0 IT (17032) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17068 clk cpu0 MW1 13000000:000013000000_NS 20 +17069 clk cpu0 IT (17033) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17069 clk cpu0 R X0 0000000000000069 +17070 clk cpu0 IT (17034) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17071 clk cpu0 IT (17035) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17071 clk cpu0 R cpsr 020003c5 +17071 clk cpu0 R X9 0000000000000069 +17072 clk cpu0 IS (17036) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17073 clk cpu0 IT (17037) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17073 clk cpu0 R cpsr 220003c5 +17074 clk cpu0 IS (17038) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17075 clk cpu0 IT (17039) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17075 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17075 clk cpu0 R X9 0000000013000000 +17076 clk cpu0 IT (17040) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17076 clk cpu0 R cpsr 620003c5 +17076 clk cpu0 R X8 0000000000000000 +17077 clk cpu0 IT (17041) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17077 clk cpu0 MW1 13000000:000013000000_NS 69 +17078 clk cpu0 IT (17042) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17078 clk cpu0 R X0 0000000000000000 +17079 clk cpu0 IS (17043) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17080 clk cpu0 IT (17044) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +17080 clk cpu0 MR8 0004cce0:00001004cce0_NS 2078253d_206f666e +17080 clk cpu0 R X0 2078253D206F666E +17080 clk cpu0 R X28 000000000004CCE0 +17081 clk cpu0 IT (17045) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +17081 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +17081 clk cpu0 R X9 0000000000000000 +17082 clk cpu0 IT (17046) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +17082 clk cpu0 R X8 0000000000000008 +17083 clk cpu0 IT (17047) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +17083 clk cpu0 R X27 0000000000000010 +17084 clk cpu0 IT (17048) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +17084 clk cpu0 R cpsr 820003c5 +17085 clk cpu0 IT (17049) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +17086 clk cpu0 IT (17050) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +17086 clk cpu0 R X8 00000000FFFFFFF8 +17087 clk cpu0 IT (17051) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17087 clk cpu0 R cpsr 020003c5 +17087 clk cpu0 R X9 000000000000006E +17088 clk cpu0 IS (17052) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17089 clk cpu0 IT (17053) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17089 clk cpu0 R cpsr 220003c5 +17090 clk cpu0 IS (17054) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17091 clk cpu0 IT (17055) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17091 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17091 clk cpu0 R X9 0000000013000000 +17092 clk cpu0 IT (17056) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17092 clk cpu0 R cpsr 820003c5 +17092 clk cpu0 R X8 00000000FFFFFFF9 +17093 clk cpu0 IT (17057) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17093 clk cpu0 MW1 13000000:000013000000_NS 6e +17094 clk cpu0 IT (17058) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17094 clk cpu0 R X0 002078253D206F66 +17095 clk cpu0 IT (17059) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17096 clk cpu0 IT (17060) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17096 clk cpu0 R cpsr 020003c5 +17096 clk cpu0 R X9 0000000000000066 +17097 clk cpu0 IS (17061) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17098 clk cpu0 IT (17062) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17098 clk cpu0 R cpsr 220003c5 +17099 clk cpu0 IS (17063) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17100 clk cpu0 IT (17064) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17100 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17100 clk cpu0 R X9 0000000013000000 +17101 clk cpu0 IT (17065) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17101 clk cpu0 R cpsr 820003c5 +17101 clk cpu0 R X8 00000000FFFFFFFA +17102 clk cpu0 IT (17066) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17102 clk cpu0 MW1 13000000:000013000000_NS 66 +17103 clk cpu0 IT (17067) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17103 clk cpu0 R X0 00002078253D206F +17104 clk cpu0 IT (17068) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17105 clk cpu0 IT (17069) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17105 clk cpu0 R cpsr 020003c5 +17105 clk cpu0 R X9 000000000000006F +17106 clk cpu0 IS (17070) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17107 clk cpu0 IT (17071) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17107 clk cpu0 R cpsr 220003c5 +17108 clk cpu0 IS (17072) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17109 clk cpu0 IT (17073) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17109 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17109 clk cpu0 R X9 0000000013000000 +17110 clk cpu0 IT (17074) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17110 clk cpu0 R cpsr 820003c5 +17110 clk cpu0 R X8 00000000FFFFFFFB +17111 clk cpu0 IT (17075) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17111 clk cpu0 MW1 13000000:000013000000_NS 6f +17112 clk cpu0 IT (17076) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17112 clk cpu0 R X0 0000002078253D20 +17113 clk cpu0 IT (17077) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17114 clk cpu0 IT (17078) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17114 clk cpu0 R cpsr 020003c5 +17114 clk cpu0 R X9 0000000000000020 +17115 clk cpu0 IS (17079) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17116 clk cpu0 IT (17080) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17116 clk cpu0 R cpsr 820003c5 +17117 clk cpu0 IS (17081) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17118 clk cpu0 IT (17082) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17118 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17118 clk cpu0 R X9 0000000013000000 +17119 clk cpu0 IT (17083) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17119 clk cpu0 R cpsr 820003c5 +17119 clk cpu0 R X8 00000000FFFFFFFC +17120 clk cpu0 IT (17084) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17120 clk cpu0 MW1 13000000:000013000000_NS 20 +17121 clk cpu0 IT (17085) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17121 clk cpu0 R X0 000000002078253D +17122 clk cpu0 IT (17086) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17123 clk cpu0 IT (17087) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17123 clk cpu0 R cpsr 020003c5 +17123 clk cpu0 R X9 000000000000003D +17124 clk cpu0 IS (17088) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17125 clk cpu0 IT (17089) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17125 clk cpu0 R cpsr 220003c5 +17126 clk cpu0 IS (17090) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17127 clk cpu0 IT (17091) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17127 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17127 clk cpu0 R X9 0000000013000000 +17128 clk cpu0 IT (17092) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17128 clk cpu0 R cpsr 820003c5 +17128 clk cpu0 R X8 00000000FFFFFFFD +17129 clk cpu0 IT (17093) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17129 clk cpu0 MW1 13000000:000013000000_NS 3d +17130 clk cpu0 IT (17094) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17130 clk cpu0 R X0 0000000000207825 +17131 clk cpu0 IT (17095) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17132 clk cpu0 IT (17096) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17132 clk cpu0 R cpsr 020003c5 +17132 clk cpu0 R X9 0000000000000025 +17133 clk cpu0 IS (17097) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17134 clk cpu0 IT (17098) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17134 clk cpu0 R cpsr 620003c5 +17135 clk cpu0 IT (17099) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17136 clk cpu0 IT (17100) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +17136 clk cpu0 R X8 000000000000000D +17137 clk cpu0 IT (17101) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +17137 clk cpu0 R X9 0000000000000014 +17138 clk cpu0 IT (17102) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +17138 clk cpu0 R X9 000000000004CCE4 +17139 clk cpu0 IT (17103) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +17139 clk cpu0 R cpsr 020003c5 +17140 clk cpu0 IT (17104) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +17140 clk cpu0 R X27 000000000004CCE4 +17141 clk cpu0 IT (17105) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +17141 clk cpu0 R X20 000000000004CCE5 +17142 clk cpu0 IT (17106) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +17143 clk cpu0 IT (17107) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17143 clk cpu0 MR1 0004cce5:00001004cce5_NS 25 +17143 clk cpu0 R X8 0000000000000025 +17144 clk cpu0 IT (17108) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17144 clk cpu0 R cpsr 620003c5 +17145 clk cpu0 IT (17109) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17146 clk cpu0 IT (17110) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +17146 clk cpu0 MW4 03029734:000000829734_NS 00000000 +17147 clk cpu0 IT (17111) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +17147 clk cpu0 R X27 000000000004CCE5 +17148 clk cpu0 IT (17112) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +17148 clk cpu0 MR1 0004cce6:00001004cce6_NS 78 +17148 clk cpu0 R X27 000000000004CCE6 +17148 clk cpu0 R X28 0000000000000078 +17149 clk cpu0 IT (17113) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +17149 clk cpu0 R cpsr 220003c5 +17150 clk cpu0 IS (17114) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +17151 clk cpu0 IT (17115) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +17152 clk cpu0 IT (17116) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +17152 clk cpu0 R X8 0000000000000020 +17153 clk cpu0 IT (17117) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +17153 clk cpu0 R cpsr 620003c5 +17154 clk cpu0 IS (17118) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +17155 clk cpu0 IT (17119) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +17155 clk cpu0 R X9 0000000000092CE0 +17156 clk cpu0 IT (17120) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +17156 clk cpu0 MR1 0004c128:00001004c128_NS 00 +17156 clk cpu0 R X10 0000000000000000 +17157 clk cpu0 IT (17121) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +17157 clk cpu0 R X9 0000000000092CE0 +17158 clk cpu0 IT (17122) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +17158 clk cpu0 R cpsr 620007c5 +17159 clk cpu0 IT (17123) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +17159 clk cpu0 MR4 03700548:000000f00548_NS ffffffd0 +17159 clk cpu0 R cpsr 620003c5 +17159 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +17160 clk cpu0 IS (17124) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +17161 clk cpu0 IT (17125) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +17161 clk cpu0 R X9 00000000FFFFFFD8 +17162 clk cpu0 IT (17126) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +17162 clk cpu0 R cpsr a20003c5 +17163 clk cpu0 IT (17127) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +17163 clk cpu0 MW4 03700548:000000f00548_NS ffffffd8 +17164 clk cpu0 IT (17128) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +17165 clk cpu0 IT (17129) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +17165 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +17165 clk cpu0 R X9 0000000003700530 +17166 clk cpu0 IT (17130) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +17166 clk cpu0 R X8 0000000003700500 +17167 clk cpu0 IT (17131) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +17168 clk cpu0 IT (17132) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +17168 clk cpu0 MR8 03700500:000000f00500_NS 00000000_00030001 +17168 clk cpu0 R X0 0000000000030001 +17169 clk cpu0 IT (17133) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +17169 clk cpu0 R X1 0000000000000010 +17170 clk cpu0 IT (17134) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +17170 clk cpu0 R X30 0000000000092D10 +17171 clk cpu0 IT (17135) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +17171 clk cpu0 R SP_EL1 0000000003700440 +17172 clk cpu0 IT (17136) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +17172 clk cpu0 R X8 3030303030303030 +17173 clk cpu0 IT (17137) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +17173 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +17173 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +17174 clk cpu0 IT (17138) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +17174 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +17175 clk cpu0 IS (17139) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +17176 clk cpu0 IT (17140) 00095680:000010095680_NS aa1f03eb O EL1h_n : MOV x11,xzr +17176 clk cpu0 R X11 0000000000000000 +17177 clk cpu0 IT (17141) 00095684:000010095684_NS 2a0103e8 O EL1h_n : MOV w8,w1 +17177 clk cpu0 R X8 0000000000000010 +17178 clk cpu0 IT (17142) 00095688:000010095688_NS 1103dc29 O EL1h_n : ADD w9,w1,#0xf7 +17178 clk cpu0 R X9 0000000000000107 +17179 clk cpu0 IT (17143) 0009568c:00001009568c_NS 910023ea O EL1h_n : ADD x10,sp,#8 +17179 clk cpu0 R X10 0000000003700448 +17180 clk cpu0 IT (17144) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +17180 clk cpu0 R X12 0000000000003000 +17181 clk cpu0 IT (17145) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +17181 clk cpu0 R X13 0000000000000001 +17182 clk cpu0 IT (17146) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +17182 clk cpu0 R cpsr 820003c5 +17183 clk cpu0 IT (17147) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +17183 clk cpu0 R X14 0000000000000000 +17184 clk cpu0 IT (17148) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +17184 clk cpu0 R X13 0000000000000001 +17185 clk cpu0 IT (17149) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +17185 clk cpu0 R X13 0000000000000031 +17186 clk cpu0 IT (17150) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +17186 clk cpu0 R cpsr 220003c5 +17187 clk cpu0 IT (17151) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +17187 clk cpu0 MW1 03700448:000000f00448_NS 31 +17188 clk cpu0 IT (17152) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +17188 clk cpu0 R X11 0000000000000001 +17189 clk cpu0 IT (17153) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +17189 clk cpu0 R X0 0000000000003000 +17190 clk cpu0 IT (17154) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +17191 clk cpu0 IT (17155) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +17191 clk cpu0 R X12 0000000000000300 +17192 clk cpu0 IT (17156) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +17192 clk cpu0 R X13 0000000000000000 +17193 clk cpu0 IT (17157) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +17193 clk cpu0 R cpsr 820003c5 +17194 clk cpu0 IT (17158) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +17194 clk cpu0 R X14 0000000000000000 +17195 clk cpu0 IT (17159) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +17195 clk cpu0 R X13 0000000000000000 +17196 clk cpu0 IT (17160) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +17196 clk cpu0 R X13 0000000000000030 +17197 clk cpu0 IT (17161) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +17197 clk cpu0 R cpsr 220003c5 +17198 clk cpu0 IT (17162) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +17198 clk cpu0 MW1 03700449:000000f00449_NS 30 +17199 clk cpu0 IT (17163) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +17199 clk cpu0 R X11 0000000000000002 +17200 clk cpu0 IT (17164) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +17200 clk cpu0 R X0 0000000000000300 +17201 clk cpu0 IT (17165) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +17202 clk cpu0 IT (17166) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +17202 clk cpu0 R X12 0000000000000030 +17203 clk cpu0 IT (17167) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +17203 clk cpu0 R X13 0000000000000000 +17204 clk cpu0 IT (17168) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +17204 clk cpu0 R cpsr 820003c5 +17205 clk cpu0 IT (17169) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +17205 clk cpu0 R X14 0000000000000000 +17206 clk cpu0 IT (17170) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +17206 clk cpu0 R X13 0000000000000000 +17207 clk cpu0 IT (17171) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +17207 clk cpu0 R X13 0000000000000030 +17208 clk cpu0 IT (17172) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +17208 clk cpu0 R cpsr 220003c5 +17209 clk cpu0 IT (17173) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +17209 clk cpu0 MW1 0370044a:000000f0044a_NS 30 +17210 clk cpu0 IT (17174) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +17210 clk cpu0 R X11 0000000000000003 +17211 clk cpu0 IT (17175) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +17211 clk cpu0 R X0 0000000000000030 +17212 clk cpu0 IT (17176) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +17213 clk cpu0 IT (17177) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +17213 clk cpu0 R X12 0000000000000003 +17214 clk cpu0 IT (17178) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +17214 clk cpu0 R X13 0000000000000000 +17215 clk cpu0 IT (17179) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +17215 clk cpu0 R cpsr 820003c5 +17216 clk cpu0 IT (17180) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +17216 clk cpu0 R X14 0000000000000000 +17217 clk cpu0 IT (17181) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +17217 clk cpu0 R X13 0000000000000000 +17218 clk cpu0 IT (17182) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +17218 clk cpu0 R X13 0000000000000030 +17219 clk cpu0 IT (17183) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +17219 clk cpu0 R cpsr 220003c5 +17220 clk cpu0 IT (17184) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +17220 clk cpu0 MW1 0370044b:000000f0044b_NS 30 +17221 clk cpu0 IT (17185) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +17221 clk cpu0 R X11 0000000000000004 +17222 clk cpu0 IT (17186) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +17222 clk cpu0 R X0 0000000000000003 +17223 clk cpu0 IT (17187) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +17224 clk cpu0 IT (17188) 00095690:000010095690_NS 9ac8080c O EL1h_n : UDIV x12,x0,x8 +17224 clk cpu0 R X12 0000000000000000 +17225 clk cpu0 IT (17189) 00095694:000010095694_NS 1b08818d O EL1h_n : MSUB w13,w12,w8,w0 +17225 clk cpu0 R X13 0000000000000003 +17226 clk cpu0 IT (17190) 00095698:000010095698_NS 710025bf O EL1h_n : CMP w13,#9 +17226 clk cpu0 R cpsr 820003c5 +17227 clk cpu0 IT (17191) 0009569c:00001009569c_NS 1a9f812e O EL1h_n : CSEL w14,w9,wzr,HI +17227 clk cpu0 R X14 0000000000000000 +17228 clk cpu0 IT (17192) 000956a0:0000100956a0_NS 0b0d01cd O EL1h_n : ADD w13,w14,w13 +17228 clk cpu0 R X13 0000000000000003 +17229 clk cpu0 IT (17193) 000956a4:0000100956a4_NS 1100c1ad O EL1h_n : ADD w13,w13,#0x30 +17229 clk cpu0 R X13 0000000000000033 +17230 clk cpu0 IT (17194) 000956a8:0000100956a8_NS eb08001f O EL1h_n : CMP x0,x8 +17230 clk cpu0 R cpsr 820003c5 +17231 clk cpu0 IT (17195) 000956ac:0000100956ac_NS 382b694d O EL1h_n : STRB w13,[x10,x11] +17231 clk cpu0 MW1 0370044c:000000f0044c_NS 33 +17232 clk cpu0 IT (17196) 000956b0:0000100956b0_NS 9100056b O EL1h_n : ADD x11,x11,#1 +17232 clk cpu0 R X11 0000000000000005 +17233 clk cpu0 IT (17197) 000956b4:0000100956b4_NS aa0c03e0 O EL1h_n : MOV x0,x12 +17233 clk cpu0 R X0 0000000000000000 +17234 clk cpu0 IS (17198) 000956b8:0000100956b8_NS 54fffec2 O EL1h_n : B.CS 0x95690 +17235 clk cpu0 IT (17199) 000956bc:0000100956bc_NS 14000002 O EL1h_n : B 0x956c4 +17236 clk cpu0 IT (17200) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +17236 clk cpu0 R X8 0000000003029000 +17237 clk cpu0 IT (17201) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +17237 clk cpu0 MR4 03029734:000000829734_NS 00000000 +17237 clk cpu0 R X8 0000000000000000 +17238 clk cpu0 IT (17202) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +17238 clk cpu0 R cpsr 820003c5 +17239 clk cpu0 IT (17203) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +17239 clk cpu0 R X8 0000000000000005 +17240 clk cpu0 IT (17204) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +17240 clk cpu0 R cpsr 220003c5 +17241 clk cpu0 IS (17205) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +17242 clk cpu0 IT (17206) 000956dc:0000100956dc_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +17242 clk cpu0 R X9 0000000003700448 +17243 clk cpu0 IT (17207) 000956e0:0000100956e0_NS 93407d08 O EL1h_n : SXTW x8,w8 +17243 clk cpu0 R X8 0000000000000005 +17244 clk cpu0 IT (17208) 000956e4:0000100956e4_NS d1000529 O EL1h_n : SUB x9,x9,#1 +17244 clk cpu0 R X9 0000000003700447 +17245 clk cpu0 IT (17209) 000956e8:0000100956e8_NS b0030c0a O EL1h_n : ADRP x10,0x62166e8 +17245 clk cpu0 R X10 0000000006216000 +17246 clk cpu0 IT (17210) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +17246 clk cpu0 MR1 0370044c:000000f0044c_NS 33 +17246 clk cpu0 R X11 0000000000000033 +17247 clk cpu0 IT (17211) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +17247 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17247 clk cpu0 R X12 0000000013000000 +17248 clk cpu0 IT (17212) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +17248 clk cpu0 R X8 0000000000000004 +17249 clk cpu0 IT (17213) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +17249 clk cpu0 R cpsr 220003c5 +17250 clk cpu0 IT (17214) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +17250 clk cpu0 MW1 13000000:000013000000_NS 33 +17251 clk cpu0 IT (17215) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +17252 clk cpu0 IT (17216) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +17252 clk cpu0 MR1 0370044b:000000f0044b_NS 30 +17252 clk cpu0 R X11 0000000000000030 +17253 clk cpu0 IT (17217) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +17253 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17253 clk cpu0 R X12 0000000013000000 +17254 clk cpu0 IT (17218) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +17254 clk cpu0 R X8 0000000000000003 +17255 clk cpu0 IT (17219) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +17255 clk cpu0 R cpsr 220003c5 +17256 clk cpu0 IT (17220) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +17256 clk cpu0 MW1 13000000:000013000000_NS 30 +17257 clk cpu0 IT (17221) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +17258 clk cpu0 IT (17222) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +17258 clk cpu0 MR1 0370044a:000000f0044a_NS 30 +17258 clk cpu0 R X11 0000000000000030 +17259 clk cpu0 IT (17223) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +17259 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17259 clk cpu0 R X12 0000000013000000 +17260 clk cpu0 IT (17224) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +17260 clk cpu0 R X8 0000000000000002 +17261 clk cpu0 IT (17225) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +17261 clk cpu0 R cpsr 220003c5 +17262 clk cpu0 IT (17226) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +17262 clk cpu0 MW1 13000000:000013000000_NS 30 +17263 clk cpu0 IT (17227) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +17264 clk cpu0 IT (17228) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +17264 clk cpu0 MR1 03700449:000000f00449_NS 30 +17264 clk cpu0 R X11 0000000000000030 +17265 clk cpu0 IT (17229) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +17265 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17265 clk cpu0 R X12 0000000013000000 +17266 clk cpu0 IT (17230) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +17266 clk cpu0 R X8 0000000000000001 +17267 clk cpu0 IT (17231) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +17267 clk cpu0 R cpsr 220003c5 +17268 clk cpu0 IT (17232) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +17268 clk cpu0 MW1 13000000:000013000000_NS 30 +17269 clk cpu0 IT (17233) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +17270 clk cpu0 IT (17234) 000956ec:0000100956ec_NS 3868692b O EL1h_n : LDRB w11,[x9,x8] +17270 clk cpu0 MR1 03700448:000000f00448_NS 31 +17270 clk cpu0 R X11 0000000000000031 +17271 clk cpu0 IT (17235) 000956f0:0000100956f0_NS f940714c O EL1h_n : LDR x12,[x10,#0xe0] +17271 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17271 clk cpu0 R X12 0000000013000000 +17272 clk cpu0 IT (17236) 000956f4:0000100956f4_NS d1000508 O EL1h_n : SUB x8,x8,#1 +17272 clk cpu0 R X8 0000000000000000 +17273 clk cpu0 IT (17237) 000956f8:0000100956f8_NS f100011f O EL1h_n : CMP x8,#0 +17273 clk cpu0 R cpsr 620003c5 +17274 clk cpu0 IT (17238) 000956fc:0000100956fc_NS 3900018b O EL1h_n : STRB w11,[x12,#0] +17274 clk cpu0 MW1 13000000:000013000000_NS 31 +17275 clk cpu0 IS (17239) 00095700:000010095700_NS 54ffff6c O EL1h_n : B.GT 0x956ec +17276 clk cpu0 IT (17240) 00095704:000010095704_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +17276 clk cpu0 R SP_EL1 0000000003700460 +17277 clk cpu0 IT (17241) 00095708:000010095708_NS d65f03c0 O EL1h_n : RET +17278 clk cpu0 IT (17242) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +17278 clk cpu0 R X20 000000000004CCE7 +17279 clk cpu0 IT (17243) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +17280 clk cpu0 IT (17244) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17280 clk cpu0 MR1 0004cce7:00001004cce7_NS 20 +17280 clk cpu0 R X8 0000000000000020 +17281 clk cpu0 IT (17245) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17281 clk cpu0 R cpsr 820003c5 +17282 clk cpu0 IS (17246) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17283 clk cpu0 IS (17247) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +17284 clk cpu0 IT (17248) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +17284 clk cpu0 R cpsr 020003c5 +17285 clk cpu0 IT (17249) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +17286 clk cpu0 IT (17250) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17286 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17286 clk cpu0 R X9 0000000013000000 +17287 clk cpu0 IT (17251) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +17287 clk cpu0 R X27 000000000004CCE7 +17288 clk cpu0 IT (17252) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +17288 clk cpu0 R X20 000000000004CCE8 +17289 clk cpu0 IT (17253) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +17289 clk cpu0 MW1 13000000:000013000000_NS 20 +17290 clk cpu0 IT (17254) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17290 clk cpu0 MR1 0004cce8:00001004cce8_NS 2c +17290 clk cpu0 R X8 000000000000002C +17291 clk cpu0 IT (17255) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17291 clk cpu0 R cpsr 220003c5 +17292 clk cpu0 IS (17256) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17293 clk cpu0 IS (17257) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +17294 clk cpu0 IT (17258) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +17294 clk cpu0 R cpsr 420003c5 +17295 clk cpu0 IS (17259) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +17296 clk cpu0 IT (17260) 00092bcc:000010092bcc_NS b948fb08 O EL1h_n : LDR w8,[x24,#0x8f8] +17296 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +17296 clk cpu0 R X8 0000000000000000 +17297 clk cpu0 IT (17261) 00092bd0:000010092bd0_NS f9400280 O EL1h_n : LDR x0,[x20,#0] +17297 clk cpu0 MR8 0004cce8:00001004cce8_NS 6c652072_7575632c +17297 clk cpu0 R X0 6C6520727575632C +17298 clk cpu0 IT (17262) 00092bd4:000010092bd4_NS 7100051f O EL1h_n : CMP w8,#1 +17298 clk cpu0 R cpsr 820003c5 +17299 clk cpu0 IT (17263) 00092bd8:000010092bd8_NS 54000041 O EL1h_n : B.NE 0x92be0 +17300 clk cpu0 IT (17264) 00092be0:000010092be0_NS 2a1f03fb O EL1h_n : MOV w27,wzr +17300 clk cpu0 R X27 0000000000000000 +17301 clk cpu0 IT (17265) 00092be4:000010092be4_NS aa1403fc O EL1h_n : MOV x28,x20 +17301 clk cpu0 R X28 000000000004CCE8 +17302 clk cpu0 IT (17266) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +17302 clk cpu0 R X8 00000000FFFFFFF8 +17303 clk cpu0 IT (17267) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17303 clk cpu0 R cpsr 020003c5 +17303 clk cpu0 R X9 000000000000002C +17304 clk cpu0 IS (17268) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17305 clk cpu0 IT (17269) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17305 clk cpu0 R cpsr 220003c5 +17306 clk cpu0 IS (17270) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17307 clk cpu0 IT (17271) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17307 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17307 clk cpu0 R X9 0000000013000000 +17308 clk cpu0 IT (17272) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17308 clk cpu0 R cpsr 820003c5 +17308 clk cpu0 R X8 00000000FFFFFFF9 +17309 clk cpu0 IT (17273) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17309 clk cpu0 MW1 13000000:000013000000_NS 2c +17310 clk cpu0 IT (17274) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17310 clk cpu0 R X0 006C652072757563 +17311 clk cpu0 IT (17275) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17312 clk cpu0 IT (17276) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17312 clk cpu0 R cpsr 020003c5 +17312 clk cpu0 R X9 0000000000000063 +17313 clk cpu0 IS (17277) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17314 clk cpu0 IT (17278) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17314 clk cpu0 R cpsr 220003c5 +17315 clk cpu0 IS (17279) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17316 clk cpu0 IT (17280) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17316 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17316 clk cpu0 R X9 0000000013000000 +17317 clk cpu0 IT (17281) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17317 clk cpu0 R cpsr 820003c5 +17317 clk cpu0 R X8 00000000FFFFFFFA +17318 clk cpu0 IT (17282) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17318 clk cpu0 MW1 13000000:000013000000_NS 63 +17319 clk cpu0 IT (17283) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17319 clk cpu0 R X0 00006C6520727575 +17320 clk cpu0 IT (17284) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17321 clk cpu0 IT (17285) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17321 clk cpu0 R cpsr 020003c5 +17321 clk cpu0 R X9 0000000000000075 +17322 clk cpu0 IS (17286) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17323 clk cpu0 IT (17287) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17323 clk cpu0 R cpsr 220003c5 +17324 clk cpu0 IS (17288) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17325 clk cpu0 IT (17289) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17325 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17325 clk cpu0 R X9 0000000013000000 +17326 clk cpu0 IT (17290) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17326 clk cpu0 R cpsr 820003c5 +17326 clk cpu0 R X8 00000000FFFFFFFB +17327 clk cpu0 IT (17291) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17327 clk cpu0 MW1 13000000:000013000000_NS 75 +17328 clk cpu0 IT (17292) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17328 clk cpu0 R X0 0000006C65207275 +17329 clk cpu0 IT (17293) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17330 clk cpu0 IT (17294) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17330 clk cpu0 R cpsr 020003c5 +17330 clk cpu0 R X9 0000000000000075 +17331 clk cpu0 IS (17295) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17332 clk cpu0 IT (17296) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17332 clk cpu0 R cpsr 220003c5 +17333 clk cpu0 IS (17297) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17334 clk cpu0 IT (17298) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17334 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17334 clk cpu0 R X9 0000000013000000 +17335 clk cpu0 IT (17299) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17335 clk cpu0 R cpsr 820003c5 +17335 clk cpu0 R X8 00000000FFFFFFFC +17336 clk cpu0 IT (17300) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17336 clk cpu0 MW1 13000000:000013000000_NS 75 +17337 clk cpu0 IT (17301) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17337 clk cpu0 R X0 000000006C652072 +17338 clk cpu0 IT (17302) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17339 clk cpu0 IT (17303) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17339 clk cpu0 R cpsr 020003c5 +17339 clk cpu0 R X9 0000000000000072 +17340 clk cpu0 IS (17304) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17341 clk cpu0 IT (17305) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17341 clk cpu0 R cpsr 220003c5 +17342 clk cpu0 IS (17306) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17343 clk cpu0 IT (17307) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17343 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17343 clk cpu0 R X9 0000000013000000 +17344 clk cpu0 IT (17308) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17344 clk cpu0 R cpsr 820003c5 +17344 clk cpu0 R X8 00000000FFFFFFFD +17345 clk cpu0 IT (17309) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17345 clk cpu0 MW1 13000000:000013000000_NS 72 +17346 clk cpu0 IT (17310) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17346 clk cpu0 R X0 00000000006C6520 +17347 clk cpu0 IT (17311) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17348 clk cpu0 IT (17312) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17348 clk cpu0 R cpsr 020003c5 +17348 clk cpu0 R X9 0000000000000020 +17349 clk cpu0 IS (17313) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17350 clk cpu0 IT (17314) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17350 clk cpu0 R cpsr 820003c5 +17351 clk cpu0 IS (17315) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17352 clk cpu0 IT (17316) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17352 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17352 clk cpu0 R X9 0000000013000000 +17353 clk cpu0 IT (17317) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17353 clk cpu0 R cpsr 820003c5 +17353 clk cpu0 R X8 00000000FFFFFFFE +17354 clk cpu0 IT (17318) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17354 clk cpu0 MW1 13000000:000013000000_NS 20 +17355 clk cpu0 IT (17319) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17355 clk cpu0 R X0 0000000000006C65 +17356 clk cpu0 IT (17320) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17357 clk cpu0 IT (17321) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17357 clk cpu0 R cpsr 020003c5 +17357 clk cpu0 R X9 0000000000000065 +17358 clk cpu0 IS (17322) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17359 clk cpu0 IT (17323) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17359 clk cpu0 R cpsr 220003c5 +17360 clk cpu0 IS (17324) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17361 clk cpu0 IT (17325) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17361 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17361 clk cpu0 R X9 0000000013000000 +17362 clk cpu0 IT (17326) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17362 clk cpu0 R cpsr 820003c5 +17362 clk cpu0 R X8 00000000FFFFFFFF +17363 clk cpu0 IT (17327) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17363 clk cpu0 MW1 13000000:000013000000_NS 65 +17364 clk cpu0 IT (17328) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17364 clk cpu0 R X0 000000000000006C +17365 clk cpu0 IT (17329) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17366 clk cpu0 IT (17330) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17366 clk cpu0 R cpsr 020003c5 +17366 clk cpu0 R X9 000000000000006C +17367 clk cpu0 IS (17331) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17368 clk cpu0 IT (17332) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17368 clk cpu0 R cpsr 220003c5 +17369 clk cpu0 IS (17333) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17370 clk cpu0 IT (17334) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17370 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17370 clk cpu0 R X9 0000000013000000 +17371 clk cpu0 IT (17335) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17371 clk cpu0 R cpsr 620003c5 +17371 clk cpu0 R X8 0000000000000000 +17372 clk cpu0 IT (17336) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17372 clk cpu0 MW1 13000000:000013000000_NS 6c +17373 clk cpu0 IT (17337) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17373 clk cpu0 R X0 0000000000000000 +17374 clk cpu0 IS (17338) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17375 clk cpu0 IT (17339) 00092c10:000010092c10_NS f8408f80 O EL1h_n : LDR x0,[x28,#8]! +17375 clk cpu0 MR8 0004ccf0:00001004ccf0_NS 740a000a_78253d20 +17375 clk cpu0 R X0 740A000A78253D20 +17375 clk cpu0 R X28 000000000004CCF0 +17376 clk cpu0 IT (17340) 00092c14:000010092c14_NS b948fb09 O EL1h_n : LDR w9,[x24,#0x8f8] +17376 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +17376 clk cpu0 R X9 0000000000000000 +17377 clk cpu0 IT (17341) 00092c18:000010092c18_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +17377 clk cpu0 R X8 0000000000000000 +17378 clk cpu0 IT (17342) 00092c1c:000010092c1c_NS 1100211b O EL1h_n : ADD w27,w8,#8 +17378 clk cpu0 R X27 0000000000000008 +17379 clk cpu0 IT (17343) 00092c20:000010092c20_NS 7100053f O EL1h_n : CMP w9,#1 +17379 clk cpu0 R cpsr 820003c5 +17380 clk cpu0 IT (17344) 00092c24:000010092c24_NS 54fffe21 O EL1h_n : B.NE 0x92be8 +17381 clk cpu0 IT (17345) 00092be8:000010092be8_NS 128000e8 O EL1h_n : MOV w8,#0xfffffff8 +17381 clk cpu0 R X8 00000000FFFFFFF8 +17382 clk cpu0 IT (17346) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17382 clk cpu0 R cpsr 020003c5 +17382 clk cpu0 R X9 0000000000000020 +17383 clk cpu0 IS (17347) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17384 clk cpu0 IT (17348) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17384 clk cpu0 R cpsr 820003c5 +17385 clk cpu0 IS (17349) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17386 clk cpu0 IT (17350) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17386 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17386 clk cpu0 R X9 0000000013000000 +17387 clk cpu0 IT (17351) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17387 clk cpu0 R cpsr 820003c5 +17387 clk cpu0 R X8 00000000FFFFFFF9 +17388 clk cpu0 IT (17352) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17388 clk cpu0 MW1 13000000:000013000000_NS 20 +17389 clk cpu0 IT (17353) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17389 clk cpu0 R X0 00740A000A78253D +17390 clk cpu0 IT (17354) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17391 clk cpu0 IT (17355) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17391 clk cpu0 R cpsr 020003c5 +17391 clk cpu0 R X9 000000000000003D +17392 clk cpu0 IS (17356) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17393 clk cpu0 IT (17357) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17393 clk cpu0 R cpsr 220003c5 +17394 clk cpu0 IS (17358) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17395 clk cpu0 IT (17359) 00092bfc:000010092bfc_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17395 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17395 clk cpu0 R X9 0000000013000000 +17396 clk cpu0 IT (17360) 00092c00:000010092c00_NS 31000508 O EL1h_n : ADDS w8,w8,#1 +17396 clk cpu0 R cpsr 820003c5 +17396 clk cpu0 R X8 00000000FFFFFFFA +17397 clk cpu0 IT (17361) 00092c04:000010092c04_NS 39000120 O EL1h_n : STRB w0,[x9,#0] +17397 clk cpu0 MW1 13000000:000013000000_NS 3d +17398 clk cpu0 IT (17362) 00092c08:000010092c08_NS d348fc00 O EL1h_n : LSR x0,x0,#8 +17398 clk cpu0 R X0 0000740A000A7825 +17399 clk cpu0 IT (17363) 00092c0c:000010092c0c_NS 54ffff03 O EL1h_n : B.CC 0x92bec +17400 clk cpu0 IT (17364) 00092bec:000010092bec_NS 72001c09 O EL1h_n : ANDS w9,w0,#0xff +17400 clk cpu0 R cpsr 020003c5 +17400 clk cpu0 R X9 0000000000000025 +17401 clk cpu0 IS (17365) 00092bf0:000010092bf0_NS 54000520 O EL1h_n : B.EQ 0x92c94 +17402 clk cpu0 IT (17366) 00092bf4:000010092bf4_NS 7100953f O EL1h_n : CMP w9,#0x25 +17402 clk cpu0 R cpsr 620003c5 +17403 clk cpu0 IT (17367) 00092bf8:000010092bf8_NS 540004e0 O EL1h_n : B.EQ 0x92c94 +17404 clk cpu0 IT (17368) 00092c94:000010092c94_NS 0b080368 O EL1h_n : ADD w8,w27,w8 +17404 clk cpu0 R X8 0000000000000002 +17405 clk cpu0 IT (17369) 00092c98:000010092c98_NS 11001d09 O EL1h_n : ADD w9,w8,#7 +17405 clk cpu0 R X9 0000000000000009 +17406 clk cpu0 IT (17370) 00092c9c:000010092c9c_NS 8b090289 O EL1h_n : ADD x9,x20,x9 +17406 clk cpu0 R X9 000000000004CCF1 +17407 clk cpu0 IT (17371) 00092ca0:000010092ca0_NS 3100211f O EL1h_n : CMN w8,#8 +17407 clk cpu0 R cpsr 020003c5 +17408 clk cpu0 IT (17372) 00092ca4:000010092ca4_NS 9a89029b O EL1h_n : CSEL x27,x20,x9,EQ +17408 clk cpu0 R X27 000000000004CCF1 +17409 clk cpu0 IT (17373) 00092ca8:000010092ca8_NS 91000774 O EL1h_n : ADD x20,x27,#1 +17409 clk cpu0 R X20 000000000004CCF2 +17410 clk cpu0 IT (17374) 00092cac:000010092cac_NS 17ffffc2 O EL1h_n : B 0x92bb4 +17411 clk cpu0 IT (17375) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17411 clk cpu0 MR1 0004ccf2:00001004ccf2_NS 25 +17411 clk cpu0 R X8 0000000000000025 +17412 clk cpu0 IT (17376) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17412 clk cpu0 R cpsr 620003c5 +17413 clk cpu0 IT (17377) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17414 clk cpu0 IT (17378) 00092c30:000010092c30_NS b90736bf O EL1h_n : STR wzr,[x21,#0x734] +17414 clk cpu0 MW4 03029734:000000829734_NS 00000000 +17415 clk cpu0 IT (17379) 00092c34:000010092c34_NS aa1403fb O EL1h_n : MOV x27,x20 +17415 clk cpu0 R X27 000000000004CCF2 +17416 clk cpu0 IT (17380) 00092c38:000010092c38_NS 38401f7c O EL1h_n : LDRB w28,[x27,#1]! +17416 clk cpu0 MR1 0004ccf3:00001004ccf3_NS 78 +17416 clk cpu0 R X27 000000000004CCF3 +17416 clk cpu0 R X28 0000000000000078 +17417 clk cpu0 IT (17381) 00092c3c:000010092c3c_NS 7100c39f O EL1h_n : CMP w28,#0x30 +17417 clk cpu0 R cpsr 220003c5 +17418 clk cpu0 IS (17382) 00092c40:000010092c40_NS 54000060 O EL1h_n : B.EQ 0x92c4c +17419 clk cpu0 IT (17383) 00092c44:000010092c44_NS 3500041c O EL1h_n : CBNZ w28,0x92cc4 +17420 clk cpu0 IT (17384) 00092cc4:000010092cc4_NS 51016388 O EL1h_n : SUB w8,w28,#0x58 +17420 clk cpu0 R X8 0000000000000020 +17421 clk cpu0 IT (17385) 00092cc8:000010092cc8_NS 7100811f O EL1h_n : CMP w8,#0x20 +17421 clk cpu0 R cpsr 620003c5 +17422 clk cpu0 IS (17386) 00092ccc:000010092ccc_NS 54000b48 O EL1h_n : B.HI 0x92e34 +17423 clk cpu0 IT (17387) 00092cd0:000010092cd0_NS 10000089 O EL1h_n : ADR x9,0x92ce0 +17423 clk cpu0 R X9 0000000000092CE0 +17424 clk cpu0 IT (17388) 00092cd4:000010092cd4_NS 38686aca O EL1h_n : LDRB w10,[x22,x8] +17424 clk cpu0 MR1 0004c128:00001004c128_NS 00 +17424 clk cpu0 R X10 0000000000000000 +17425 clk cpu0 IT (17389) 00092cd8:000010092cd8_NS 8b0a0929 O EL1h_n : ADD x9,x9,x10,LSL #2 +17425 clk cpu0 R X9 0000000000092CE0 +17426 clk cpu0 IT (17390) 00092cdc:000010092cdc_NS d61f0120 O EL1h_n : BR x9 +17426 clk cpu0 R cpsr 620007c5 +17427 clk cpu0 IT (17391) 00092ce0:000010092ce0_NS b9801a68 O EL1h_n : LDRSW x8,[x19,#0x18] +17427 clk cpu0 MR4 03700548:000000f00548_NS ffffffd8 +17427 clk cpu0 R cpsr 620003c5 +17427 clk cpu0 R X8 FFFFFFFFFFFFFFD8 +17428 clk cpu0 IS (17392) 00092ce4:000010092ce4_NS 36f800a8 O EL1h_n : TBZ w8,#31,0x92cf8 +17429 clk cpu0 IT (17393) 00092ce8:000010092ce8_NS 11002109 O EL1h_n : ADD w9,w8,#8 +17429 clk cpu0 R X9 00000000FFFFFFE0 +17430 clk cpu0 IT (17394) 00092cec:000010092cec_NS 7100013f O EL1h_n : CMP w9,#0 +17430 clk cpu0 R cpsr a20003c5 +17431 clk cpu0 IT (17395) 00092cf0:000010092cf0_NS b9001a69 O EL1h_n : STR w9,[x19,#0x18] +17431 clk cpu0 MW4 03700548:000000f00548_NS ffffffe0 +17432 clk cpu0 IT (17396) 00092cf4:000010092cf4_NS 54000cad O EL1h_n : B.LE 0x92e88 +17433 clk cpu0 IT (17397) 00092e88:000010092e88_NS f9400669 O EL1h_n : LDR x9,[x19,#8] +17433 clk cpu0 MR8 03700538:000000f00538_NS 00000000_03700530 +17433 clk cpu0 R X9 0000000003700530 +17434 clk cpu0 IT (17398) 00092e8c:000010092e8c_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +17434 clk cpu0 R X8 0000000003700508 +17435 clk cpu0 IT (17399) 00092e90:000010092e90_NS 17ffff9d O EL1h_n : B 0x92d04 +17436 clk cpu0 IT (17400) 00092d04:000010092d04_NS f9400100 O EL1h_n : LDR x0,[x8,#0] +17436 clk cpu0 MR8 03700508:000000f00508_NS 00000000_00000000 +17436 clk cpu0 R X0 0000000000000000 +17437 clk cpu0 IT (17401) 00092d08:000010092d08_NS 52800201 O EL1h_n : MOV w1,#0x10 +17437 clk cpu0 R X1 0000000000000010 +17438 clk cpu0 IT (17402) 00092d0c:000010092d0c_NS 94000a58 O EL1h_n : BL 0x9566c +17438 clk cpu0 R X30 0000000000092D10 +17439 clk cpu0 IT (17403) 0009566c:00001009566c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +17439 clk cpu0 R SP_EL1 0000000003700440 +17440 clk cpu0 IT (17404) 00095670:000010095670_NS b204c7e8 O EL1h_n : ORR x8,xzr,#0x3030303030303030 +17440 clk cpu0 R X8 3030303030303030 +17441 clk cpu0 IT (17405) 00095674:000010095674_NS a900a3e8 O EL1h_n : STP x8,x8,[sp,#8] +17441 clk cpu0 MW8 03700448:000000f00448_NS 30303030_30303030 +17441 clk cpu0 MW8 03700450:000000f00450_NS 30303030_30303030 +17442 clk cpu0 IT (17406) 00095678:000010095678_NS b9001be8 O EL1h_n : STR w8,[sp,#0x18] +17442 clk cpu0 MW4 03700458:000000f00458_NS 30303030 +17443 clk cpu0 IT (17407) 0009567c:00001009567c_NS b4000220 O EL1h_n : CBZ x0,0x956c0 +17444 clk cpu0 IT (17408) 000956c0:0000100956c0_NS 2a1f03eb O EL1h_n : MOV w11,wzr +17444 clk cpu0 R X11 0000000000000000 +17445 clk cpu0 IT (17409) 000956c4:0000100956c4_NS 90017ca8 O EL1h_n : ADRP x8,0x30296c4 +17445 clk cpu0 R X8 0000000003029000 +17446 clk cpu0 IT (17410) 000956c8:0000100956c8_NS b9473508 O EL1h_n : LDR w8,[x8,#0x734] +17446 clk cpu0 MR4 03029734:000000829734_NS 00000000 +17446 clk cpu0 R X8 0000000000000000 +17447 clk cpu0 IT (17411) 000956cc:0000100956cc_NS 6b0b011f O EL1h_n : CMP w8,w11 +17447 clk cpu0 R cpsr 620003c5 +17448 clk cpu0 IT (17412) 000956d0:0000100956d0_NS 1a8bc108 O EL1h_n : CSEL w8,w8,w11,GT +17448 clk cpu0 R X8 0000000000000000 +17449 clk cpu0 IT (17413) 000956d4:0000100956d4_NS 7100051f O EL1h_n : CMP w8,#1 +17449 clk cpu0 R cpsr 820003c5 +17450 clk cpu0 IT (17414) 000956d8:0000100956d8_NS 540001ab O EL1h_n : B.LT 0x9570c +17451 clk cpu0 IT (17415) 0009570c:00001009570c_NS 910023e9 O EL1h_n : ADD x9,sp,#8 +17451 clk cpu0 R X9 0000000003700448 +17452 clk cpu0 IT (17416) 00095710:000010095710_NS b0030c0a O EL1h_n : ADRP x10,0x6216710 +17452 clk cpu0 R X10 0000000006216000 +17453 clk cpu0 IT (17417) 00095714:000010095714_NS 38684928 O EL1h_n : LDRB w8,[x9,w8,UXTW] +17453 clk cpu0 MR1 03700448:000000f00448_NS 30 +17453 clk cpu0 R X8 0000000000000030 +17454 clk cpu0 IT (17418) 00095718:000010095718_NS f9407149 O EL1h_n : LDR x9,[x10,#0xe0] +17454 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17454 clk cpu0 R X9 0000000013000000 +17455 clk cpu0 IT (17419) 0009571c:00001009571c_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +17455 clk cpu0 MW1 13000000:000013000000_NS 30 +17456 clk cpu0 IT (17420) 00095720:000010095720_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +17456 clk cpu0 R SP_EL1 0000000003700460 +17457 clk cpu0 IT (17421) 00095724:000010095724_NS d65f03c0 O EL1h_n : RET +17458 clk cpu0 IT (17422) 00092d10:000010092d10_NS 91000774 O EL1h_n : ADD x20,x27,#1 +17458 clk cpu0 R X20 000000000004CCF4 +17459 clk cpu0 IT (17423) 00092d14:000010092d14_NS 17ffffa8 O EL1h_n : B 0x92bb4 +17460 clk cpu0 IT (17424) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17460 clk cpu0 MR1 0004ccf4:00001004ccf4_NS 0a +17460 clk cpu0 R X8 000000000000000A +17461 clk cpu0 IT (17425) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17461 clk cpu0 R cpsr 820003c5 +17462 clk cpu0 IS (17426) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17463 clk cpu0 IS (17427) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +17464 clk cpu0 IT (17428) 00092bc4:000010092bc4_NS f2400a9f O EL1h_n : TST x20,#7 +17464 clk cpu0 R cpsr 020003c5 +17465 clk cpu0 IT (17429) 00092bc8:000010092bc8_NS 54fffee1 O EL1h_n : B.NE 0x92ba4 +17466 clk cpu0 IT (17430) 00092ba4:000010092ba4_NS f9407329 O EL1h_n : LDR x9,[x25,#0xe0] +17466 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +17466 clk cpu0 R X9 0000000013000000 +17467 clk cpu0 IT (17431) 00092ba8:000010092ba8_NS aa1403fb O EL1h_n : MOV x27,x20 +17467 clk cpu0 R X27 000000000004CCF4 +17468 clk cpu0 IT (17432) 00092bac:000010092bac_NS 91000694 O EL1h_n : ADD x20,x20,#1 +17468 clk cpu0 R X20 000000000004CCF5 +TUBE CPU0: Enable tracetrace.el info =30001 ,cuur el =0 +17469 clk cpu0 IT (17433) 00092bb0:000010092bb0_NS 39000128 O EL1h_n : STRB w8,[x9,#0] +17469 clk cpu0 MW1 13000000:000013000000_NS 0a +17470 clk cpu0 IT (17434) 00092bb4:000010092bb4_NS 39400288 O EL1h_n : LDRB w8,[x20,#0] +17470 clk cpu0 MR1 0004ccf5:00001004ccf5_NS 00 +17470 clk cpu0 R X8 0000000000000000 +17471 clk cpu0 IT (17435) 00092bb8:000010092bb8_NS 7100951f O EL1h_n : CMP w8,#0x25 +17471 clk cpu0 R cpsr 820003c5 +17472 clk cpu0 IS (17436) 00092bbc:000010092bbc_NS 540003a0 O EL1h_n : B.EQ 0x92c30 +17473 clk cpu0 IT (17437) 00092bc0:000010092bc0_NS 34001ec8 O EL1h_n : CBZ w8,0x92f98 +17474 clk cpu0 IT (17438) 00092f98:000010092f98_NS d5033f9f O EL1h_n : DSB SY +17475 clk cpu0 IT (17439) 00092f9c:000010092f9c_NS a9497bf3 O EL1h_n : LDP x19,x30,[sp,#0x90] +17475 clk cpu0 MR8 037004f0:000000f004f0_NS 00000000_0004ccc9 +17475 clk cpu0 MR8 037004f8:000000f004f8_NS 00000000_0009c560 +17475 clk cpu0 R X19 000000000004CCC9 +17475 clk cpu0 R X30 000000000009C560 +17476 clk cpu0 IT (17440) 00092fa0:000010092fa0_NS a94853f5 O EL1h_n : LDP x21,x20,[sp,#0x80] +17476 clk cpu0 MR8 037004e0:000000f004e0_NS 00000000_00000000 +17476 clk cpu0 MR8 037004e8:000000f004e8_NS 00000000_03008528 +17476 clk cpu0 R X20 0000000003008528 +17476 clk cpu0 R X21 0000000000000000 +17477 clk cpu0 IT (17441) 00092fa4:000010092fa4_NS a9475bf7 O EL1h_n : LDP x23,x22,[sp,#0x70] +17477 clk cpu0 MR8 037004d0:000000f004d0_NS 00000000_00000000 +17477 clk cpu0 MR8 037004d8:000000f004d8_NS 00000000_90000000 +17477 clk cpu0 R X22 0000000090000000 +17477 clk cpu0 R X23 0000000000000000 +17478 clk cpu0 IT (17442) 00092fa8:000010092fa8_NS a94663f9 O EL1h_n : LDP x25,x24,[sp,#0x60] +17478 clk cpu0 MR8 037004c0:000000f004c0_NS 00000000_0000003c +17478 clk cpu0 MR8 037004c8:000000f004c8_NS 00000000_00007c00 +17478 clk cpu0 R X24 0000000000007C00 +17478 clk cpu0 R X25 000000000000003C +17479 clk cpu0 IT (17443) 00092fac:000010092fac_NS a9456bfb O EL1h_n : LDP x27,x26,[sp,#0x50] +17479 clk cpu0 MR8 037004b0:000000f004b0_NS 00010001_00010001 +17479 clk cpu0 MR8 037004b8:000000f004b8_NS ffe000ff_ffe000ff +17479 clk cpu0 R X26 FFE000FFFFE000FF +17479 clk cpu0 R X27 0001000100010001 +17480 clk cpu0 IT (17444) 00092fb0:000010092fb0_NS f94023fc O EL1h_n : LDR x28,[sp,#0x40] +17480 clk cpu0 MR8 037004a0:000000f004a0_NS ff7fff7f_ff7fff7f +17480 clk cpu0 R X28 FF7FFF7FFF7FFF7F +17481 clk cpu0 IT (17445) 00092fb4:000010092fb4_NS 910283ff O EL1h_n : ADD sp,sp,#0xa0 +17481 clk cpu0 R SP_EL1 0000000003700500 +17482 clk cpu0 IT (17446) 00092fb8:000010092fb8_NS d65f03c0 O EL1h_n : RET +17483 clk cpu0 IT (17447) 0009c560:00001009c560_NS 52800020 O EL1h_n : MOV w0,#1 +17483 clk cpu0 R X0 0000000000000001 +17484 clk cpu0 IT (17448) 0009c564:00001009c564_NS 2a1503e1 O EL1h_n : MOV w1,w21 +17484 clk cpu0 R X1 0000000000000000 +17485 clk cpu0 IT (17449) 0009c568:00001009c568_NS 2a1f03e2 O EL1h_n : MOV w2,wzr +17485 clk cpu0 R X2 0000000000000000 +17486 clk cpu0 IT (17450) 0009c56c:00001009c56c_NS d503201f O EL1h_n : NOP +17487 clk cpu0 IT (17451) 0009c570:00001009c570_NS d5033f9f O EL1h_n : DSB SY +17488 clk cpu0 IT (17452) 0009c574:00001009c574_NS aa1403e0 O EL1h_n : MOV x0,x20 +17488 clk cpu0 R X0 0000000003008528 +17489 clk cpu0 IT (17453) 0009c578:00001009c578_NS 97fffd30 O EL1h_n : BL 0x9ba38 +17489 clk cpu0 R X30 000000000009C57C +17490 clk cpu0 IT (17454) 0009ba38:00001009ba38_NS d5033fbf O EL1h_n : DMB SY +17491 clk cpu0 IT (17455) 0009ba3c:00001009ba3c_NS f0030bc8 O EL1h_n : ADRP x8,0x6216a3c +17491 clk cpu0 R X8 0000000006216000 +17492 clk cpu0 IT (17456) 0009ba40:00001009ba40_NS b9404d08 O EL1h_n : LDR w8,[x8,#0x4c] +17492 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +17492 clk cpu0 R X8 0000000000000001 +17493 clk cpu0 IT (17457) 0009ba44:00001009ba44_NS 7100091f O EL1h_n : CMP w8,#2 +17493 clk cpu0 R cpsr 820003c5 +17494 clk cpu0 IT (17458) 0009ba48:00001009ba48_NS 54000083 O EL1h_n : B.CC 0x9ba58 +17495 clk cpu0 IT (17459) 0009ba58:00001009ba58_NS d65f03c0 O EL1h_n : RET +17496 clk cpu0 IT (17460) 0009c57c:00001009c57c_NS a9487bf3 O EL1h_n : LDP x19,x30,[sp,#0x80] +17496 clk cpu0 MR8 03700580:000000f00580_NS 00000000_062160a2 +17496 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00011490 +17496 clk cpu0 R X19 00000000062160A2 +17496 clk cpu0 R X30 0000000000011490 +17497 clk cpu0 IT (17461) 0009c580:00001009c580_NS a94753f5 O EL1h_n : LDP x21,x20,[sp,#0x70] +17497 clk cpu0 MR8 03700570:000000f00570_NS 00000000_02f00028 +17497 clk cpu0 MR8 03700578:000000f00578_NS ff83ff83_ff83ff83 +17497 clk cpu0 R X20 FF83FF83FF83FF83 +17497 clk cpu0 R X21 0000000002F00028 +17498 clk cpu0 IT (17462) 0009c584:00001009c584_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +17498 clk cpu0 R SP_EL1 0000000003700590 +17499 clk cpu0 IT (17463) 0009c588:00001009c588_NS d65f03c0 O EL1h_n : RET +17500 clk cpu0 IT (17464) 00011490:000010011490_NS b94047e8 O EL1h_n : LDR w8,[sp,#0x44] +17500 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +17500 clk cpu0 R X8 0000000000030001 +17501 clk cpu0 IT (17465) 00011494:000010011494_NS b9400fe9 O EL1h_n : LDR w9,[sp,#0xc] +17501 clk cpu0 MR4 0370059c:000000f0059c_NS 00000f00 +17501 clk cpu0 R X9 0000000000000F00 +17502 clk cpu0 IT (17466) 00011498:000010011498_NS 0a090108 O EL1h_n : AND w8,w8,w9 +17502 clk cpu0 R X8 0000000000000000 +17503 clk cpu0 IT (17467) 0001149c:00001001149c_NS b9400bea O EL1h_n : LDR w10,[sp,#8] +17503 clk cpu0 MR4 03700598:000000f00598_NS 00000008 +17503 clk cpu0 R X10 0000000000000008 +17504 clk cpu0 IT (17468) 000114a0:0000100114a0_NS 1aca2508 O EL1h_n : LSR w8,w8,w10 +17504 clk cpu0 R X8 0000000000000000 +17505 clk cpu0 IT (17469) 000114a4:0000100114a4_NS b9401beb O EL1h_n : LDR w11,[sp,#0x18] +17505 clk cpu0 MR4 037005a8:000000f005a8_NS 00000001 +17505 clk cpu0 R X11 0000000000000001 +17506 clk cpu0 IT (17470) 000114a8:0000100114a8_NS 0a280168 O EL1h_n : BIC w8,w11,w8 +17506 clk cpu0 R X8 0000000000000001 +17507 clk cpu0 IT (17471) 000114ac:0000100114ac_NS 2a0803f2 O EL1h_n : MOV w18,w8 +17507 clk cpu0 R X18 0000000000000001 +17508 clk cpu0 IT (17472) 000114b0:0000100114b0_NS d3407e52 O EL1h_n : UBFX x18,x18,#0,#32 +17508 clk cpu0 R X18 0000000000000001 +17509 clk cpu0 IT (17473) 000114b4:0000100114b4_NS f90033f2 O EL1h_n : STR x18,[sp,#0x60] +17509 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +17510 clk cpu0 IT (17474) 000114b8:0000100114b8_NS f94033f2 O EL1h_n : LDR x18,[sp,#0x60] +17510 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17510 clk cpu0 R X18 0000000000000001 +17511 clk cpu0 IT (17475) 000114bc:0000100114bc_NS f9002ff2 O EL1h_n : STR x18,[sp,#0x58] +17511 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000001 +17512 clk cpu0 IT (17476) 000114c0:0000100114c0_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +17512 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +17512 clk cpu0 R X8 0000000000000001 +17513 clk cpu0 IT (17477) 000114c4:0000100114c4_NS 35000048 O EL1h_n : CBNZ w8,0x114cc +17514 clk cpu0 IT (17478) 000114cc:0000100114cc_NS f94037e8 O EL1h_n : LDR x8,[sp,#0x68] +17514 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +17514 clk cpu0 R X8 0000000000000000 +17515 clk cpu0 IT (17479) 000114d0:0000100114d0_NS f100091f O EL1h_n : CMP x8,#2 +17515 clk cpu0 R cpsr 820003c5 +17516 clk cpu0 IT (17480) 000114d4:0000100114d4_NS 1a9f17e9 O EL1h_n : CSET w9,EQ +17516 clk cpu0 R X9 0000000000000000 +17517 clk cpu0 IS (17481) 000114d8:0000100114d8_NS 37000049 O EL1h_n : TBNZ w9,#0,0x114e0 +17518 clk cpu0 IT (17482) 000114dc:0000100114dc_NS 14000003 O EL1h_n : B 0x114e8 +17519 clk cpu0 IT (17483) 000114e8:0000100114e8_NS d2800068 O EL1h_n : MOV x8,#3 +17519 clk cpu0 R X8 0000000000000003 +17520 clk cpu0 IT (17484) 000114ec:0000100114ec_NS f9002be8 O EL1h_n : STR x8,[sp,#0x50] +17520 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000003 +17521 clk cpu0 IT (17485) 000114f0:0000100114f0_NS b9407fe8 O EL1h_n : LDR w8,[sp,#0x7c] +17521 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +17521 clk cpu0 R X8 0000000000000001 +17522 clk cpu0 IT (17486) 000114f4:0000100114f4_NS 35000048 O EL1h_n : CBNZ w8,0x114fc +17523 clk cpu0 IT (17487) 000114fc:0000100114fc_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +17523 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17523 clk cpu0 R X8 0000000000000001 +17524 clk cpu0 IT (17488) 00011500:000010011500_NS b5000088 O EL1h_n : CBNZ x8,0x11510 +17525 clk cpu0 IT (17489) 00011510:000010011510_NS d2800068 O EL1h_n : MOV x8,#3 +17525 clk cpu0 R X8 0000000000000003 +17526 clk cpu0 IT (17490) 00011514:000010011514_NS f90027e8 O EL1h_n : STR x8,[sp,#0x48] +17526 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000003 +17527 clk cpu0 IT (17491) 00011518:000010011518_NS b94077e8 O EL1h_n : LDR w8,[sp,#0x74] +17527 clk cpu0 MR4 03700604:000000f00604_NS 00000000 +17527 clk cpu0 R X8 0000000000000000 +17528 clk cpu0 IT (17492) 0001151c:00001001151c_NS f94033e9 O EL1h_n : LDR x9,[sp,#0x60] +17528 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17528 clk cpu0 R X9 0000000000000001 +17529 clk cpu0 IT (17493) 00011520:000010011520_NS f100013f O EL1h_n : CMP x9,#0 +17529 clk cpu0 R cpsr 220003c5 +17530 clk cpu0 IT (17494) 00011524:000010011524_NS 1a9f17ea O EL1h_n : CSET w10,EQ +17530 clk cpu0 R X10 0000000000000000 +17531 clk cpu0 IT (17495) 00011528:000010011528_NS 5280002b O EL1h_n : MOV w11,#1 +17531 clk cpu0 R X11 0000000000000001 +17532 clk cpu0 IT (17496) 0001152c:00001001152c_NS 0a0b014a O EL1h_n : AND w10,w10,w11 +17532 clk cpu0 R X10 0000000000000000 +17533 clk cpu0 IT (17497) 00011530:000010011530_NS 0a0a0108 O EL1h_n : AND w8,w8,w10 +17533 clk cpu0 R X8 0000000000000000 +17534 clk cpu0 IS (17498) 00011534:000010011534_NS 35000048 O EL1h_n : CBNZ w8,0x1153c +17535 clk cpu0 IT (17499) 00011538:000010011538_NS 14000004 O EL1h_n : B 0x11548 +17536 clk cpu0 IT (17500) 00011548:000010011548_NS f94033e8 O EL1h_n : LDR x8,[sp,#0x60] +17536 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17536 clk cpu0 R X8 0000000000000001 +17537 clk cpu0 IT (17501) 0001154c:00001001154c_NS f90003e8 O EL1h_n : STR x8,[sp,#0] +17537 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000001 +17538 clk cpu0 IT (17502) 00011550:000010011550_NS f94003e8 O EL1h_n : LDR x8,[sp,#0] +17538 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000001 +17538 clk cpu0 R X8 0000000000000001 +17539 clk cpu0 IT (17503) 00011554:000010011554_NS f90033e8 O EL1h_n : STR x8,[sp,#0x60] +17539 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +17540 clk cpu0 IT (17504) 00011558:000010011558_NS b9407fe9 O EL1h_n : LDR w9,[sp,#0x7c] +17540 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +17540 clk cpu0 R X9 0000000000000001 +17541 clk cpu0 IT (17505) 0001155c:00001001155c_NS 35000049 O EL1h_n : CBNZ w9,0x11564 +17542 clk cpu0 IT (17506) 00011564:000010011564_NS f94027e8 O EL1h_n : LDR x8,[sp,#0x48] +17542 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00000003 +17542 clk cpu0 R X8 0000000000000003 +17543 clk cpu0 IT (17507) 00011568:000010011568_NS d2800309 O EL1h_n : MOV x9,#0x18 +17543 clk cpu0 R X9 0000000000000018 +17544 clk cpu0 IT (17508) 0001156c:00001001156c_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +17544 clk cpu0 R X0 0000000003000000 +17545 clk cpu0 IT (17509) 00011570:000010011570_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +17545 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +17545 clk cpu0 R X2 0000000000000000 +17546 clk cpu0 IT (17510) 00011574:000010011574_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +17546 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17546 clk cpu0 R X3 0000000000000001 +17547 clk cpu0 IT (17511) 00011578:000010011578_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +17547 clk cpu0 R X1 0000000003000000 +17548 clk cpu0 IT (17512) 0001157c:00001001157c_NS 94025656 O EL1h_n : BL 0xa6ed4 +17548 clk cpu0 R X30 0000000000011580 +17549 clk cpu0 IT (17513) 000a6ed4:0000100a6ed4_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +17549 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +17549 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +17549 clk cpu0 R SP_EL1 0000000003700580 +17550 clk cpu0 IT (17514) 000a6ed8:0000100a6ed8_NS aa0103e8 O EL1h_n : MOV x8,x1 +17550 clk cpu0 R X8 0000000003000000 +17551 clk cpu0 IT (17515) 000a6edc:0000100a6edc_NS aa0303e9 O EL1h_n : MOV x9,x3 +17551 clk cpu0 R X9 0000000000000001 +17552 clk cpu0 IT (17516) 000a6ee0:0000100a6ee0_NS f1000c5f O EL1h_n : CMP x2,#3 +17552 clk cpu0 R cpsr 820003c5 +17553 clk cpu0 IT (17517) 000a6ee4:0000100a6ee4_NS 540001eb O EL1h_n : B.LT 0xa6f20 +17554 clk cpu0 IT (17518) 000a6f20:0000100a6f20_NS f100045f O EL1h_n : CMP x2,#1 +17554 clk cpu0 R cpsr 820003c5 +17555 clk cpu0 IT (17519) 000a6f24:0000100a6f24_NS 540000eb O EL1h_n : B.LT 0xa6f40 +17556 clk cpu0 IT (17520) 000a6f40:0000100a6f40_NS aa0003e1 O EL1h_n : MOV x1,x0 +17556 clk cpu0 R X1 0000000003000000 +17557 clk cpu0 IT (17521) 000a6f44:0000100a6f44_NS d28000e0 O EL1h_n : MOV x0,#7 +17557 clk cpu0 R X0 0000000000000007 +17558 clk cpu0 IT (17522) 000a6f48:0000100a6f48_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +17558 clk cpu0 R X0 0000000000004007 +17559 clk cpu0 IT (17523) 000a6f4c:0000100a6f4c_NS f2a004c0 O EL1h_n : MOVK x0,#0x26,LSL #16 +17559 clk cpu0 R X0 0000000000264007 +17560 clk cpu0 IT (17524) 000a6f50:0000100a6f50_NS d40000e1 O EL1h_n : SVC #7 +17560 clk cpu0 E 000a6f50:0000100a6f50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +17560 clk cpu0 R cpsr 820003c5 +17560 clk cpu0 R PMBIDR_EL1 00000030 +17560 clk cpu0 R ESR_EL1 56000007 +17560 clk cpu0 R SPSR_EL1 820003c5 +17560 clk cpu0 R TRBIDR_EL1 000000000000002b +17560 clk cpu0 R ELR_EL1 00000000000a6f54 +17561 clk cpu0 IT (17525) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +17562 clk cpu0 IT (17526) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +17562 clk cpu0 R SP_EL1 0000000003700480 +17563 clk cpu0 IT (17527) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +17563 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00264007 +17563 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +17564 clk cpu0 IT (17528) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +17564 clk cpu0 R X0 0000000056000007 +17565 clk cpu0 IT (17529) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +17565 clk cpu0 R X1 0000000000000015 +17566 clk cpu0 IT (17530) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +17566 clk cpu0 R cpsr 620003c5 +17567 clk cpu0 IT (17531) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +17568 clk cpu0 IT (17532) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +17568 clk cpu0 R X1 0000000000000007 +17569 clk cpu0 IT (17533) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +17569 clk cpu0 R cpsr 220003c5 +17570 clk cpu0 IS (17534) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +17571 clk cpu0 IT (17535) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +17571 clk cpu0 R cpsr 820003c5 +17572 clk cpu0 IS (17536) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +17573 clk cpu0 IT (17537) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +17573 clk cpu0 R cpsr 820003c5 +17574 clk cpu0 IS (17538) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +17575 clk cpu0 IT (17539) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +17575 clk cpu0 R cpsr 620003c5 +17576 clk cpu0 IT (17540) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +17577 clk cpu0 IT (17541) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +17577 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00264007 +17577 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +17577 clk cpu0 R X0 0000000000264007 +17577 clk cpu0 R X1 0000000003000000 +17578 clk cpu0 IT (17542) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +17578 clk cpu0 R SP_EL1 0000000003700580 +17579 clk cpu0 IT (17543) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +17579 clk cpu0 R cpsr 220003c5 +17580 clk cpu0 IT (17544) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +17581 clk cpu0 IT (17545) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +17581 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00000000 +17581 clk cpu0 MW8 03700578:000000f00578_NS f800f800_f800f800 +17581 clk cpu0 R SP_EL1 0000000003700570 +17582 clk cpu0 IT (17546) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +17582 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00264007 +17582 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +17582 clk cpu0 R SP_EL1 0000000003700560 +17583 clk cpu0 IT (17547) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +17583 clk cpu0 R X5 0000000000000000 +17584 clk cpu0 IT (17548) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +17584 clk cpu0 R X1 0000000000000000 +17585 clk cpu0 IT (17549) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +17585 clk cpu0 R cpsr 820003c5 +17586 clk cpu0 IT (17550) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +17586 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00264007 +17586 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +17586 clk cpu0 R SP_EL1 0000000003700570 +17586 clk cpu0 R X0 0000000000264007 +17586 clk cpu0 R X1 0000000003000000 +17587 clk cpu0 IT (17551) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +17588 clk cpu0 IT (17552) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +17588 clk cpu0 MW8 03700560:000000f00560_NS 00000000_90000000 +17588 clk cpu0 MW8 03700568:000000f00568_NS 03ff8000_03ff8000 +17588 clk cpu0 R SP_EL1 0000000003700560 +17589 clk cpu0 IT (17553) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +17589 clk cpu0 R X6 0000000000000000 +17590 clk cpu0 IT (17554) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +17590 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +17590 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +17590 clk cpu0 R SP_EL1 0000000003700550 +17591 clk cpu0 IT (17555) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +17591 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +17591 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011580 +17591 clk cpu0 R SP_EL1 0000000003700540 +17592 clk cpu0 IT (17556) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +17592 clk cpu0 R X3 0000000000000001 +17593 clk cpu0 IT (17557) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +17593 clk cpu0 R cpsr 620003c5 +17594 clk cpu0 IT (17558) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +17595 clk cpu0 IT (17559) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +17595 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +17595 clk cpu0 R X2 0000000000035E90 +17596 clk cpu0 IT (17560) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +17596 clk cpu0 R X3 0000000000000026 +17597 clk cpu0 IT (17561) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +17597 clk cpu0 R X3 0000000000000026 +17598 clk cpu0 IT (17562) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +17598 clk cpu0 R X3 0000000000000130 +17599 clk cpu0 IT (17563) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +17599 clk cpu0 R X2 0000000000035FC0 +17600 clk cpu0 IT (17564) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +17600 clk cpu0 MR8 00035fc0:000010035fc0_NS 00000000_000380c8 +17600 clk cpu0 R X4 00000000000380C8 +17601 clk cpu0 IT (17565) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +17601 clk cpu0 R cpsr 62000bc5 +17601 clk cpu0 R X30 0000000000035960 +17602 clk cpu0 IT (17566) 000380c8:0000100380c8_NS d40000e3 O EL1h_n : SMC #7 +17602 clk cpu0 E 000380c8:0000100380c8_NS EL3h 00000019 CoreEvent_ModeChange +17602 clk cpu0 E 000380c8:0000100380c8_NS 00000088 CoreEvent_LOWER_64_SYNC +17602 clk cpu0 R cpsr 620003cd +17602 clk cpu0 R DBGDSCRext 00020000 +17602 clk cpu0 R PMBIDR_EL1 00000020 +17602 clk cpu0 R ESR_EL3 5e000007 +17602 clk cpu0 R SPSR_EL3 62000bc5 +17602 clk cpu0 R TRBIDR_EL1 000000000000002b +17602 clk cpu0 R ELR_EL3 00000000000380cc +17602 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +17602 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +17603 clk cpu0 IT (17567) 00012400:000010012400 14000c92 O EL3h_s : B 0x15648 +17604 clk cpu0 IT (17568) 00015648:000010015648 d10403ff O EL3h_s : SUB sp,sp,#0x100 +17604 clk cpu0 R SP_EL3 000000000384C400 +17605 clk cpu0 IT (17569) 0001564c:00001001564c a90007e0 O EL3h_s : STP x0,x1,[sp,#0] +17605 clk cpu0 MW8 0384c400:00001084c400_NS 00000000_00264007 +17605 clk cpu0 MW8 0384c408:00001084c408_NS 00000000_03000000 +17606 clk cpu0 IT (17570) 00015650:000010015650 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +17606 clk cpu0 R X0 000000005E000007 +17607 clk cpu0 IT (17571) 00015654:000010015654 531a7c01 O EL3h_s : LSR w1,w0,#26 +17607 clk cpu0 R X1 0000000000000017 +17608 clk cpu0 IT (17572) 00015658:000010015658 7100543f O EL3h_s : CMP w1,#0x15 +17608 clk cpu0 R cpsr 220003cd +17609 clk cpu0 IS (17573) 0001565c:00001001565c 540005e0 O EL3h_s : B.EQ 0x15718 +17610 clk cpu0 IT (17574) 00015660:000010015660 7100583f O EL3h_s : CMP w1,#0x16 +17610 clk cpu0 R cpsr 220003cd +17611 clk cpu0 IS (17575) 00015664:000010015664 54000360 O EL3h_s : B.EQ 0x156d0 +17612 clk cpu0 IT (17576) 00015668:000010015668 71005c3f O EL3h_s : CMP w1,#0x17 +17612 clk cpu0 R cpsr 620003cd +17613 clk cpu0 IT (17577) 0001566c:00001001566c 540000e0 O EL3h_s : B.EQ 0x15688 +17614 clk cpu0 IT (17578) 00015688:000010015688 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +17614 clk cpu0 R X0 000000005E000007 +17615 clk cpu0 IT (17579) 0001568c:00001001568c 53003c01 O EL3h_s : UXTH w1,w0 +17615 clk cpu0 R X1 0000000000000007 +17616 clk cpu0 IT (17580) 00015690:000010015690 d53e5200 O EL3h_s : MRS x0,ESR_EL3 +17616 clk cpu0 R X0 000000005E000007 +17617 clk cpu0 IT (17581) 00015694:000010015694 7100143f O EL3h_s : CMP w1,#5 +17617 clk cpu0 R cpsr 220003cd +17618 clk cpu0 IS (17582) 00015698:000010015698 5400b46b O EL3h_s : B.LT 0x16d24 +17619 clk cpu0 IT (17583) 0001569c:00001001569c 7100283f O EL3h_s : CMP w1,#0xa +17619 clk cpu0 R cpsr 820003cd +17620 clk cpu0 IS (17584) 000156a0:0000100156a0 5400b42c O EL3h_s : B.GT 0x16d24 +17621 clk cpu0 IT (17585) 000156a4:0000100156a4 71001c3f O EL3h_s : CMP w1,#7 +17621 clk cpu0 R cpsr 620003cd +17622 clk cpu0 IT (17586) 000156a8:0000100156a8 540005c0 O EL3h_s : B.EQ 0x15760 +17623 clk cpu0 IT (17587) 00015760:000010015760 a94007e0 O EL3h_s : LDP x0,x1,[sp,#0] +17623 clk cpu0 MR8 0384c400:00001084c400_NS 00000000_00264007 +17623 clk cpu0 MR8 0384c408:00001084c408_NS 00000000_03000000 +17623 clk cpu0 R X0 0000000000264007 +17623 clk cpu0 R X1 0000000003000000 +17624 clk cpu0 IT (17588) 00015764:000010015764 910403ff O EL3h_s : ADD sp,sp,#0x100 +17624 clk cpu0 R SP_EL3 000000000384C500 +17625 clk cpu0 IT (17589) 00015768:000010015768 f103bc3f O EL3h_s : CMP x1,#0xef +17625 clk cpu0 R cpsr 220003cd +17626 clk cpu0 IT (17590) 0001576c:00001001576c 54000061 O EL3h_s : B.NE 0x15778 +17627 clk cpu0 IT (17591) 00015778:000010015778 a9bf17e4 O EL3h_s : STP x4,x5,[sp,#-0x10]! +17627 clk cpu0 MW8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +17627 clk cpu0 MW8 0384c4f8:00001084c4f8_NS 00000000_00000000 +17627 clk cpu0 R SP_EL3 000000000384C4F0 +17628 clk cpu0 IT (17592) 0001577c:00001001577c a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +17628 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00264007 +17628 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_03000000 +17628 clk cpu0 R SP_EL3 000000000384C4E0 +17629 clk cpu0 IT (17593) 00015780:000010015780 d2800005 O EL3h_s : MOV x5,#0 +17629 clk cpu0 R X5 0000000000000000 +17630 clk cpu0 IT (17594) 00015784:000010015784 d34d3401 O EL3h_s : UBFIZ x1,x0,#51,#14 +17630 clk cpu0 R X1 0000000000000000 +17631 clk cpu0 IT (17595) 00015788:000010015788 f100043f O EL3h_s : CMP x1,#1 +17631 clk cpu0 R cpsr 820003cd +17632 clk cpu0 IT (17596) 0001578c:00001001578c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +17632 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00264007 +17632 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_03000000 +17632 clk cpu0 R SP_EL3 000000000384C4F0 +17632 clk cpu0 R X0 0000000000264007 +17632 clk cpu0 R X1 0000000003000000 +17633 clk cpu0 IT (17597) 00015790:000010015790 540003a1 O EL3h_s : B.NE 0x15804 +17633 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 INVAL 0x00001003d800_NS +17633 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 ALLOC 0x000010015800 +17634 clk cpu0 IT (17598) 00015804:000010015804 a9bf0fe2 O EL3h_s : STP x2,x3,[sp,#-0x10]! +17634 clk cpu0 MW8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +17634 clk cpu0 MW8 0384c4e8:00001084c4e8_NS 00000000_00000130 +17634 clk cpu0 R SP_EL3 000000000384C4E0 +17635 clk cpu0 IT (17599) 00015808:000010015808 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +17635 clk cpu0 MW8 0384c4d0:00001084c4d0_NS ffffffff_fe00000f +17635 clk cpu0 MW8 0384c4d8:00001084c4d8_NS 00000000_00035960 +17635 clk cpu0 R SP_EL3 000000000384C4D0 +17636 clk cpu0 IT (17600) 0001580c:00001001580c 530e3803 O EL3h_s : UBFIZ w3,w0,#18,#15 +17636 clk cpu0 R X3 0000000000000001 +17637 clk cpu0 IT (17601) 00015810:000010015810 7100047f O EL3h_s : CMP w3,#1 +17637 clk cpu0 R cpsr 620003cd +17638 clk cpu0 IT (17602) 00015814:000010015814 54000180 O EL3h_s : B.EQ 0x15844 +17639 clk cpu0 IT (17603) 00015844:000010015844 580177a2 O EL3h_s : LDR x2,0x18738 +17639 clk cpu0 MR8 00018738:000010018738 00000000_00015d90 +17639 clk cpu0 R X2 0000000000015D90 +17640 clk cpu0 IT (17604) 00015848:000010015848 53107c03 O EL3h_s : LSR w3,w0,#16 +17640 clk cpu0 R X3 0000000000000026 +17641 clk cpu0 IT (17605) 0001584c:00001001584c 12003c63 O EL3h_s : AND w3,w3,#0xffff +17641 clk cpu0 R X3 0000000000000026 +17642 clk cpu0 IT (17606) 00015850:000010015850 d37df063 O EL3h_s : LSL x3,x3,#3 +17642 clk cpu0 R X3 0000000000000130 +17643 clk cpu0 IT (17607) 00015854:000010015854 8b030042 O EL3h_s : ADD x2,x2,x3 +17643 clk cpu0 R X2 0000000000015EC0 +17644 clk cpu0 IT (17608) 00015858:000010015858 f9400044 O EL3h_s : LDR x4,[x2,#0] +17644 clk cpu0 MR8 00015ec0:000010015ec0 00000000_00016b00 +17644 clk cpu0 R X4 0000000000016B00 +17645 clk cpu0 IT (17609) 0001585c:00001001585c d63f0080 O EL3h_s : BLR x4 +17645 clk cpu0 R cpsr 62000bcd +17645 clk cpu0 R X30 0000000000015860 +17646 clk cpu0 IT (17610) 00016b00:000010016b00 d53e1322 O EL3h_s : MRS x2,MDCR_EL3 +17646 clk cpu0 R cpsr 620003cd +17646 clk cpu0 R X2 0000000013040000 +17647 clk cpu0 IT (17611) 00016b04:000010016b04 8a080021 O EL3h_s : AND x1,x1,x8 +17647 clk cpu0 R X1 0000000003000000 +17648 clk cpu0 IT (17612) 00016b08:000010016b08 8a280042 O EL3h_s : BIC x2,x2,x8 +17648 clk cpu0 R X2 0000000010040000 +17649 clk cpu0 IT (17613) 00016b0c:000010016b0c aa020021 O EL3h_s : ORR x1,x1,x2 +17649 clk cpu0 R X1 0000000013040000 +17650 clk cpu0 IT (17614) 00016b10:000010016b10 a9bf7bfd O EL3h_s : STP x29,x30,[sp,#-0x10]! +17650 clk cpu0 MW8 0384c4c0:00001084c4c0_NS ffffffff_fe00000f +17650 clk cpu0 MW8 0384c4c8:00001084c4c8_NS 00000000_00015860 +17650 clk cpu0 R SP_EL3 000000000384C4C0 +17651 clk cpu0 IT (17615) 00016b14:000010016b14 a9bf07e0 O EL3h_s : STP x0,x1,[sp,#-0x10]! +17651 clk cpu0 MW8 0384c4b0:00001084c4b0_NS 00000000_00264007 +17651 clk cpu0 MW8 0384c4b8:00001084c4b8_NS 00000000_13040000 +17651 clk cpu0 R SP_EL3 000000000384C4B0 +17652 clk cpu0 IT (17616) 00016b18:000010016b18 d503201f O EL3h_s : NOP +17653 clk cpu0 IT (17617) 00016b1c:000010016b1c a8c107e0 O EL3h_s : LDP x0,x1,[sp],#0x10 +17653 clk cpu0 MR8 0384c4b0:00001084c4b0_NS 00000000_00264007 +17653 clk cpu0 MR8 0384c4b8:00001084c4b8_NS 00000000_13040000 +17653 clk cpu0 R SP_EL3 000000000384C4C0 +17653 clk cpu0 R X0 0000000000264007 +17653 clk cpu0 R X1 0000000013040000 +17654 clk cpu0 IT (17618) 00016b20:000010016b20 d51e1321 O EL3h_s : MSR MDCR_EL3,x1 +17654 clk cpu0 R MDCR_EL3 00000000:13040000 +17655 clk cpu0 IT (17619) 00016b24:000010016b24 d5033fdf O EL3h_s : ISB +17655 clk cpu0 R PMBIDR_EL1 00000020 +17655 clk cpu0 R TRBIDR_EL1 000000000000002b +17656 clk cpu0 IT (17620) 00016b28:000010016b28 d503201f O EL3h_s : NOP +17657 clk cpu0 IT (17621) 00016b2c:000010016b2c a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +17657 clk cpu0 MR8 0384c4c0:00001084c4c0_NS ffffffff_fe00000f +17657 clk cpu0 MR8 0384c4c8:00001084c4c8_NS 00000000_00015860 +17657 clk cpu0 R SP_EL3 000000000384C4D0 +17657 clk cpu0 R X29 FFFFFFFFFE00000F +17657 clk cpu0 R X30 0000000000015860 +17658 clk cpu0 IT (17622) 00016b30:000010016b30 d65f03c0 O EL3h_s : RET +17659 clk cpu0 IT (17623) 00015860:000010015860 a8c17bfd O EL3h_s : LDP x29,x30,[sp],#0x10 +17659 clk cpu0 MR8 0384c4d0:00001084c4d0_NS ffffffff_fe00000f +17659 clk cpu0 MR8 0384c4d8:00001084c4d8_NS 00000000_00035960 +17659 clk cpu0 R SP_EL3 000000000384C4E0 +17659 clk cpu0 R X29 FFFFFFFFFE00000F +17659 clk cpu0 R X30 0000000000035960 +17660 clk cpu0 IT (17624) 00015864:000010015864 a8c10fe2 O EL3h_s : LDP x2,x3,[sp],#0x10 +17660 clk cpu0 MR8 0384c4e0:00001084c4e0_NS 00000000_00035fc0 +17660 clk cpu0 MR8 0384c4e8:00001084c4e8_NS 00000000_00000130 +17660 clk cpu0 R SP_EL3 000000000384C4F0 +17660 clk cpu0 R X2 0000000000035FC0 +17660 clk cpu0 R X3 0000000000000130 +17661 clk cpu0 IT (17625) 00015868:000010015868 a8c117e4 O EL3h_s : LDP x4,x5,[sp],#0x10 +17661 clk cpu0 MR8 0384c4f0:00001084c4f0_NS 00000000_000380c8 +17661 clk cpu0 MR8 0384c4f8:00001084c4f8_NS 00000000_00000000 +17661 clk cpu0 R SP_EL3 000000000384C500 +17661 clk cpu0 R X4 00000000000380C8 +17661 clk cpu0 R X5 0000000000000000 +17662 clk cpu0 IT (17626) 0001586c:00001001586c d69f03e0 O EL3h_s : ERET +17662 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +17662 clk cpu0 R cpsr 62000bc5 +17662 clk cpu0 R DBGDSCRext 00060000 +17662 clk cpu0 R PMBIDR_EL1 00000030 +17662 clk cpu0 R TRBIDR_EL1 000000000000002b +17662 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +17662 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +17663 clk cpu0 IT (17627) 000380cc:0000100380cc_NS d65f03c0 O EL1h_n : RET +17664 clk cpu0 IT (17628) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +17664 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +17664 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011580 +17664 clk cpu0 R cpsr 620003c5 +17664 clk cpu0 R SP_EL1 0000000003700550 +17664 clk cpu0 R X29 FFFFFFFFFE00000F +17664 clk cpu0 R X30 0000000000011580 +17665 clk cpu0 IT (17629) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +17665 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +17665 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +17665 clk cpu0 R SP_EL1 0000000003700560 +17665 clk cpu0 R X2 0000000000000000 +17665 clk cpu0 R X3 0000000000000001 +17666 clk cpu0 IT (17630) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +17666 clk cpu0 MR8 03700560:000000f00560_NS 00000000_90000000 +17666 clk cpu0 MR8 03700568:000000f00568_NS 03ff8000_03ff8000 +17666 clk cpu0 R SP_EL1 0000000003700570 +17666 clk cpu0 R X6 0000000090000000 +17666 clk cpu0 R X7 03FF800003FF8000 +17667 clk cpu0 IT (17631) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +17667 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00000000 +17667 clk cpu0 MR8 03700578:000000f00578_NS f800f800_f800f800 +17667 clk cpu0 R SP_EL1 0000000003700580 +17667 clk cpu0 R X4 0000000000000000 +17667 clk cpu0 R X5 F800F800F800F800 +17668 clk cpu0 IT (17632) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +17669 clk cpu0 IT (17633) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +17669 clk cpu0 R cpsr 820003c5 +17669 clk cpu0 R PMBIDR_EL1 00000030 +17669 clk cpu0 R TRBIDR_EL1 000000000000002b +17670 clk cpu0 IT (17634) 000a6f54:0000100a6f54_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +17670 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +17670 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +17670 clk cpu0 R SP_EL1 0000000003700590 +17670 clk cpu0 R X8 0000000000000003 +17670 clk cpu0 R X9 0000000000000018 +17671 clk cpu0 IT (17635) 000a6f58:0000100a6f58_NS d65f03c0 O EL1h_n : RET +17672 clk cpu0 IT (17636) 00011580:000010011580_NS f9402fe8 O EL1h_n : LDR x8,[sp,#0x58] +17672 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000001 +17672 clk cpu0 R X8 0000000000000001 +17673 clk cpu0 IS (17637) 00011584:000010011584_NS b4000048 O EL1h_n : CBZ x8,0x1158c +17674 clk cpu0 IT (17638) 00011588:000010011588_NS 14000007 O EL1h_n : B 0x115a4 +17675 clk cpu0 IT (17639) 000115a4:0000100115a4_NS b9407be8 O EL1h_n : LDR w8,[sp,#0x78] +17675 clk cpu0 MR4 03700608:000000f00608_NS 00000001 +17675 clk cpu0 R X8 0000000000000001 +17676 clk cpu0 IT (17640) 000115a8:0000100115a8_NS 35000048 O EL1h_n : CBNZ w8,0x115b0 +17677 clk cpu0 IT (17641) 000115b0:0000100115b0_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +17677 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000003 +17677 clk cpu0 R X8 0000000000000003 +17678 clk cpu0 IT (17642) 000115b4:0000100115b4_NS d2800309 O EL1h_n : MOV x9,#0x18 +17678 clk cpu0 R X9 0000000000000018 +17679 clk cpu0 IT (17643) 000115b8:0000100115b8_NS 9ac92100 O EL1h_n : LSL x0,x8,x9 +17679 clk cpu0 R X0 0000000003000000 +17680 clk cpu0 IT (17644) 000115bc:0000100115bc_NS f94037e2 O EL1h_n : LDR x2,[sp,#0x68] +17680 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000000 +17680 clk cpu0 R X2 0000000000000000 +17681 clk cpu0 IT (17645) 000115c0:0000100115c0_NS f94033e3 O EL1h_n : LDR x3,[sp,#0x60] +17681 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17681 clk cpu0 R X3 0000000000000001 +17682 clk cpu0 IT (17646) 000115c4:0000100115c4_NS d2a06001 O EL1h_n : MOV x1,#0x3000000 +17682 clk cpu0 R X1 0000000003000000 +17683 clk cpu0 IT (17647) 000115c8:0000100115c8_NS 940256a1 O EL1h_n : BL 0xa704c +17683 clk cpu0 R X30 00000000000115CC +17684 clk cpu0 IT (17648) 000a704c:0000100a704c_NS a9bf27e8 O EL1h_n : STP x8,x9,[sp,#-0x10]! +17684 clk cpu0 MW8 03700580:000000f00580_NS 00000000_00000003 +17684 clk cpu0 MW8 03700588:000000f00588_NS 00000000_00000018 +17684 clk cpu0 R SP_EL1 0000000003700580 +17685 clk cpu0 IT (17649) 000a7050:0000100a7050_NS aa0103e8 O EL1h_n : MOV x8,x1 +17685 clk cpu0 R X8 0000000003000000 +17686 clk cpu0 IT (17650) 000a7054:0000100a7054_NS aa0303e9 O EL1h_n : MOV x9,x3 +17686 clk cpu0 R X9 0000000000000001 +17687 clk cpu0 IT (17651) 000a7058:0000100a7058_NS f100085f O EL1h_n : CMP x2,#2 +17687 clk cpu0 R cpsr 820003c5 +17688 clk cpu0 IT (17652) 000a705c:0000100a705c_NS 540001eb O EL1h_n : B.LT 0xa7098 +17689 clk cpu0 IT (17653) 000a7098:0000100a7098_NS f100045f O EL1h_n : CMP x2,#1 +17689 clk cpu0 R cpsr 820003c5 +17690 clk cpu0 IT (17654) 000a709c:0000100a709c_NS 54000221 O EL1h_n : B.NE 0xa70e0 +17691 clk cpu0 IT (17655) 000a70e0:0000100a70e0_NS aa0003e1 O EL1h_n : MOV x1,x0 +17691 clk cpu0 R X1 0000000003000000 +17692 clk cpu0 IT (17656) 000a70e4:0000100a70e4_NS d28000e0 O EL1h_n : MOV x0,#7 +17692 clk cpu0 R X0 0000000000000007 +17693 clk cpu0 IT (17657) 000a70e8:0000100a70e8_NS 32120000 O EL1h_n : ORR w0,w0,#0x4000 +17693 clk cpu0 R X0 0000000000004007 +17694 clk cpu0 IT (17658) 000a70ec:0000100a70ec_NS f2a004e0 O EL1h_n : MOVK x0,#0x27,LSL #16 +17694 clk cpu0 R X0 0000000000274007 +17695 clk cpu0 IT (17659) 000a70f0:0000100a70f0_NS d40000e1 O EL1h_n : SVC #7 +17695 clk cpu0 E 000a70f0:0000100a70f0_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +17695 clk cpu0 R cpsr 820003c5 +17695 clk cpu0 R PMBIDR_EL1 00000030 +17695 clk cpu0 R ESR_EL1 56000007 +17695 clk cpu0 R SPSR_EL1 820003c5 +17695 clk cpu0 R TRBIDR_EL1 000000000000002b +17695 clk cpu0 R ELR_EL1 00000000000a70f4 +17696 clk cpu0 IT (17660) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +17697 clk cpu0 IT (17661) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +17697 clk cpu0 R SP_EL1 0000000003700480 +17698 clk cpu0 IT (17662) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +17698 clk cpu0 MW8 03700480:000000f00480_NS 00000000_00274007 +17698 clk cpu0 MW8 03700488:000000f00488_NS 00000000_03000000 +17699 clk cpu0 IT (17663) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +17699 clk cpu0 R X0 0000000056000007 +17700 clk cpu0 IT (17664) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +17700 clk cpu0 R X1 0000000000000015 +17701 clk cpu0 IT (17665) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +17701 clk cpu0 R cpsr 620003c5 +17702 clk cpu0 IT (17666) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +17703 clk cpu0 IT (17667) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +17703 clk cpu0 R X1 0000000000000007 +17704 clk cpu0 IT (17668) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +17704 clk cpu0 R cpsr 220003c5 +17705 clk cpu0 IS (17669) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +17706 clk cpu0 IT (17670) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +17706 clk cpu0 R cpsr 820003c5 +17707 clk cpu0 IS (17671) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +17708 clk cpu0 IT (17672) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +17708 clk cpu0 R cpsr 820003c5 +17709 clk cpu0 IS (17673) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +17710 clk cpu0 IT (17674) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +17710 clk cpu0 R cpsr 620003c5 +17711 clk cpu0 IT (17675) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +17712 clk cpu0 IT (17676) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +17712 clk cpu0 MR8 03700480:000000f00480_NS 00000000_00274007 +17712 clk cpu0 MR8 03700488:000000f00488_NS 00000000_03000000 +17712 clk cpu0 R X0 0000000000274007 +17712 clk cpu0 R X1 0000000003000000 +17713 clk cpu0 IT (17677) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +17713 clk cpu0 R SP_EL1 0000000003700580 +17714 clk cpu0 IT (17678) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +17714 clk cpu0 R cpsr 220003c5 +17715 clk cpu0 IT (17679) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +17716 clk cpu0 IT (17680) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +17716 clk cpu0 MW8 03700570:000000f00570_NS 00000000_00000000 +17716 clk cpu0 MW8 03700578:000000f00578_NS f800f800_f800f800 +17716 clk cpu0 R SP_EL1 0000000003700570 +17717 clk cpu0 IT (17681) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +17717 clk cpu0 MW8 03700560:000000f00560_NS 00000000_00274007 +17717 clk cpu0 MW8 03700568:000000f00568_NS 00000000_03000000 +17717 clk cpu0 R SP_EL1 0000000003700560 +17718 clk cpu0 IT (17682) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +17718 clk cpu0 R X5 0000000000000000 +17719 clk cpu0 IT (17683) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +17719 clk cpu0 R X1 0000000000000000 +17720 clk cpu0 IT (17684) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +17720 clk cpu0 R cpsr 820003c5 +17721 clk cpu0 IT (17685) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +17721 clk cpu0 MR8 03700560:000000f00560_NS 00000000_00274007 +17721 clk cpu0 MR8 03700568:000000f00568_NS 00000000_03000000 +17721 clk cpu0 R SP_EL1 0000000003700570 +17721 clk cpu0 R X0 0000000000274007 +17721 clk cpu0 R X1 0000000003000000 +17722 clk cpu0 IT (17686) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +17723 clk cpu0 IT (17687) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +17723 clk cpu0 MW8 03700560:000000f00560_NS 00000000_90000000 +17723 clk cpu0 MW8 03700568:000000f00568_NS 03ff8000_03ff8000 +17723 clk cpu0 R SP_EL1 0000000003700560 +17724 clk cpu0 IT (17688) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +17724 clk cpu0 R X6 0000000000000000 +17725 clk cpu0 IT (17689) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +17725 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000000 +17725 clk cpu0 MW8 03700558:000000f00558_NS 00000000_00000001 +17725 clk cpu0 R SP_EL1 0000000003700550 +17726 clk cpu0 IT (17690) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +17726 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +17726 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000115cc +17726 clk cpu0 R SP_EL1 0000000003700540 +17727 clk cpu0 IT (17691) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +17727 clk cpu0 R X3 0000000000000001 +17728 clk cpu0 IT (17692) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +17728 clk cpu0 R cpsr 620003c5 +17729 clk cpu0 IT (17693) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +17730 clk cpu0 IT (17694) 00035944:000010035944_NS 580557e2 O EL1h_n : LDR x2,0x40440 +17730 clk cpu0 MR8 00040440:000010040440_NS 00000000_00035e90 +17730 clk cpu0 R X2 0000000000035E90 +17731 clk cpu0 IT (17695) 00035948:000010035948_NS 53107c03 O EL1h_n : LSR w3,w0,#16 +17731 clk cpu0 R X3 0000000000000027 +17732 clk cpu0 IT (17696) 0003594c:00001003594c_NS 12003c63 O EL1h_n : AND w3,w3,#0xffff +17732 clk cpu0 R X3 0000000000000027 +17733 clk cpu0 IT (17697) 00035950:000010035950_NS d37df063 O EL1h_n : LSL x3,x3,#3 +17733 clk cpu0 R X3 0000000000000138 +17734 clk cpu0 IT (17698) 00035954:000010035954_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +17734 clk cpu0 R X2 0000000000035FC8 +17735 clk cpu0 IT (17699) 00035958:000010035958_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +17735 clk cpu0 MR8 00035fc8:000010035fc8_NS 00000000_000380d0 +17735 clk cpu0 R X4 00000000000380D0 +17736 clk cpu0 IT (17700) 0003595c:00001003595c_NS d63f0080 O EL1h_n : BLR x4 +17736 clk cpu0 R cpsr 62000bc5 +17736 clk cpu0 R X30 0000000000035960 +17737 clk cpu0 IT (17701) 000380d0:0000100380d0_NS d5384244 O EL1h_n : MRS x4,CURRENTEL +17737 clk cpu0 R cpsr 620003c5 +17737 clk cpu0 R X4 0000000000000004 +17738 clk cpu0 IT (17702) 000380d4:0000100380d4_NS f100209f O EL1h_n : CMP x4,#8 +17738 clk cpu0 R cpsr 820003c5 +17739 clk cpu0 IS (17703) 000380d8:0000100380d8_NS 54000160 O EL1h_n : B.EQ 0x38104 +17740 clk cpu0 IT (17704) 000380dc:0000100380dc_NS f1000d3f O EL1h_n : CMP x9,#3 +17740 clk cpu0 R cpsr 820003c5 +17741 clk cpu0 IT (17705) 000380e0:0000100380e0_NS 54000061 O EL1h_n : B.NE 0x380ec +17742 clk cpu0 IT (17706) 000380ec:0000100380ec_NS f100053f O EL1h_n : CMP x9,#1 +17742 clk cpu0 R cpsr 620003c5 +17743 clk cpu0 IS (17707) 000380f0:0000100380f0_NS 54000061 O EL1h_n : B.NE 0x380fc +17744 clk cpu0 IT (17708) 000380f4:0000100380f4_NS d40000e2 O EL1h_n : HVC #7 +17744 clk cpu0 E 000380f4:0000100380f4_NS EL2h 00000019 CoreEvent_ModeChange +17744 clk cpu0 E 000380f4:0000100380f4_NS 00000088 CoreEvent_LOWER_64_SYNC +17744 clk cpu0 R cpsr 620003c9 +17744 clk cpu0 R PMBIDR_EL1 00000030 +17744 clk cpu0 R ESR_EL2 5a000007 +17744 clk cpu0 R SPSR_EL2 620003c5 +17744 clk cpu0 R TRBIDR_EL1 000000000000002b +17744 clk cpu0 R ELR_EL2 00000000000380f8 +17744 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +17744 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +17745 clk cpu0 IT (17709) 00018c00:000010018c00_NS 14001079 O EL2h_n : B 0x1cde4 +17746 clk cpu0 IT (17710) 0001cde4:00001001cde4_NS d10403ff O EL2h_n : SUB sp,sp,#0x100 +17746 clk cpu0 R SP_EL2 000000000383C1D0 +17747 clk cpu0 IT (17711) 0001cde8:00001001cde8_NS a90007e0 O EL2h_n : STP x0,x1,[sp,#0] +17747 clk cpu0 MW8 0383c1d0:00001083c1d0_NS 00000000_00274007 +17747 clk cpu0 MW8 0383c1d8:00001083c1d8_NS 00000000_03000000 +17748 clk cpu0 IT (17712) 0001cdec:00001001cdec_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +17748 clk cpu0 R X0 000000005A000007 +17749 clk cpu0 IT (17713) 0001cdf0:00001001cdf0_NS 531a7c01 O EL2h_n : LSR w1,w0,#26 +17749 clk cpu0 R X1 0000000000000016 +17750 clk cpu0 IT (17714) 0001cdf4:00001001cdf4_NS 7100543f O EL2h_n : CMP w1,#0x15 +17750 clk cpu0 R cpsr 220003c9 +17751 clk cpu0 IS (17715) 0001cdf8:00001001cdf8_NS 54000340 O EL2h_n : B.EQ 0x1ce60 +17752 clk cpu0 IT (17716) 0001cdfc:00001001cdfc_NS 7100583f O EL2h_n : CMP w1,#0x16 +17752 clk cpu0 R cpsr 620003c9 +17753 clk cpu0 IT (17717) 0001ce00:00001001ce00_NS 540000a0 O EL2h_n : B.EQ 0x1ce14 +17754 clk cpu0 IT (17718) 0001ce14:00001001ce14_NS d53c5200 O EL2h_n : MRS x0,ESR_EL2 +17754 clk cpu0 R X0 000000005A000007 +17755 clk cpu0 IT (17719) 0001ce18:00001001ce18_NS 53003c01 O EL2h_n : UXTH w1,w0 +17755 clk cpu0 R X1 0000000000000007 +17756 clk cpu0 IT (17720) 0001ce1c:00001001ce1c_NS 7100143f O EL2h_n : CMP w1,#5 +17756 clk cpu0 R cpsr 220003c9 +17757 clk cpu0 IS (17721) 0001ce20:00001001ce20_NS 5400f50b O EL2h_n : B.LT 0x1ecc0 +17758 clk cpu0 IT (17722) 0001ce24:00001001ce24_NS 7100283f O EL2h_n : CMP w1,#0xa +17758 clk cpu0 R cpsr 820003c9 +17759 clk cpu0 IS (17723) 0001ce28:00001001ce28_NS 5400f4cc O EL2h_n : B.GT 0x1ecc0 +17760 clk cpu0 IT (17724) 0001ce2c:00001001ce2c_NS 71001c3f O EL2h_n : CMP w1,#7 +17760 clk cpu0 R cpsr 620003c9 +17761 clk cpu0 IT (17725) 0001ce30:00001001ce30_NS 540003a0 O EL2h_n : B.EQ 0x1cea4 +17762 clk cpu0 IT (17726) 0001cea4:00001001cea4_NS a94007e0 O EL2h_n : LDP x0,x1,[sp,#0] +17762 clk cpu0 MR8 0383c1d0:00001083c1d0_NS 00000000_00274007 +17762 clk cpu0 MR8 0383c1d8:00001083c1d8_NS 00000000_03000000 +17762 clk cpu0 R X0 0000000000274007 +17762 clk cpu0 R X1 0000000003000000 +17763 clk cpu0 IT (17727) 0001cea8:00001001cea8_NS 910403ff O EL2h_n : ADD sp,sp,#0x100 +17763 clk cpu0 R SP_EL2 000000000383C2D0 +17764 clk cpu0 IT (17728) 0001ceac:00001001ceac_NS f103bc3f O EL2h_n : CMP x1,#0xef +17764 clk cpu0 R cpsr 220003c9 +17765 clk cpu0 IT (17729) 0001ceb0:00001001ceb0_NS 54000061 O EL2h_n : B.NE 0x1cebc +17766 clk cpu0 IT (17730) 0001cebc:00001001cebc_NS a9bf17e4 O EL2h_n : STP x4,x5,[sp,#-0x10]! +17766 clk cpu0 MW8 0383c2c0:00001083c2c0_NS 00000000_00000004 +17766 clk cpu0 MW8 0383c2c8:00001083c2c8_NS 00000000_00000000 +17766 clk cpu0 R SP_EL2 000000000383C2C0 +17767 clk cpu0 IT (17731) 0001cec0:00001001cec0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +17767 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00274007 +17767 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_03000000 +17767 clk cpu0 R SP_EL2 000000000383C2B0 +17768 clk cpu0 IT (17732) 0001cec4:00001001cec4_NS d2800005 O EL2h_n : MOV x5,#0 +17768 clk cpu0 R X5 0000000000000000 +17769 clk cpu0 IT (17733) 0001cec8:00001001cec8_NS d34d3401 O EL2h_n : UBFIZ x1,x0,#51,#14 +17769 clk cpu0 R X1 0000000000000000 +17770 clk cpu0 IT (17734) 0001cecc:00001001cecc_NS f100043f O EL2h_n : CMP x1,#1 +17770 clk cpu0 R cpsr 820003c9 +17771 clk cpu0 IT (17735) 0001ced0:00001001ced0_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +17771 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00274007 +17771 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_03000000 +17771 clk cpu0 R SP_EL2 000000000383C2C0 +17771 clk cpu0 R X0 0000000000274007 +17771 clk cpu0 R X1 0000000003000000 +17772 clk cpu0 IT (17736) 0001ced4:00001001ced4_NS 540003a1 O EL2h_n : B.NE 0x1cf48 +17773 clk cpu0 IT (17737) 0001cf48:00001001cf48_NS a9bf0fe2 O EL2h_n : STP x2,x3,[sp,#-0x10]! +17773 clk cpu0 MW8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +17773 clk cpu0 MW8 0383c2b8:00001083c2b8_NS 00000000_00000138 +17773 clk cpu0 R SP_EL2 000000000383C2B0 +17774 clk cpu0 IT (17738) 0001cf4c:00001001cf4c_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +17774 clk cpu0 MW8 0383c2a0:00001083c2a0_NS ffffffff_fe00000f +17774 clk cpu0 MW8 0383c2a8:00001083c2a8_NS 00000000_00035960 +17774 clk cpu0 R SP_EL2 000000000383C2A0 +17775 clk cpu0 IT (17739) 0001cf50:00001001cf50_NS 530e3803 O EL2h_n : UBFIZ w3,w0,#18,#15 +17775 clk cpu0 R X3 0000000000000001 +17776 clk cpu0 IT (17740) 0001cf54:00001001cf54_NS f100047f O EL2h_n : CMP x3,#1 +17776 clk cpu0 R cpsr 620003c9 +17777 clk cpu0 IT (17741) 0001cf58:00001001cf58_NS 540000c0 O EL2h_n : B.EQ 0x1cf70 +17778 clk cpu0 IT (17742) 0001cf70:00001001cf70_NS 5801e582 O EL2h_n : LDR x2,0x20c20 +17778 clk cpu0 MR8 00020c20:000010020c20_NS 00000000_0001d590 +17778 clk cpu0 R X2 000000000001D590 +17779 clk cpu0 IT (17743) 0001cf74:00001001cf74_NS 53107c03 O EL2h_n : LSR w3,w0,#16 +17779 clk cpu0 R X3 0000000000000027 +17780 clk cpu0 IT (17744) 0001cf78:00001001cf78_NS 12003c63 O EL2h_n : AND w3,w3,#0xffff +17780 clk cpu0 R X3 0000000000000027 +17781 clk cpu0 IT (17745) 0001cf7c:00001001cf7c_NS d37df063 O EL2h_n : LSL x3,x3,#3 +17781 clk cpu0 R X3 0000000000000138 +17782 clk cpu0 IT (17746) 0001cf80:00001001cf80_NS 8b030042 O EL2h_n : ADD x2,x2,x3 +17782 clk cpu0 R X2 000000000001D6C8 +17783 clk cpu0 IT (17747) 0001cf84:00001001cf84_NS f9400044 O EL2h_n : LDR x4,[x2,#0] +17783 clk cpu0 MR8 0001d6c8:00001001d6c8_NS 00000000_0001eacc +17783 clk cpu0 R X4 000000000001EACC +17784 clk cpu0 IT (17748) 0001cf88:00001001cf88_NS d63f0080 O EL2h_n : BLR x4 +17784 clk cpu0 R cpsr 62000bc9 +17784 clk cpu0 R X30 000000000001CF8C +17785 clk cpu0 IT (17749) 0001eacc:00001001eacc_NS d53c1122 O EL2h_n : MRS x2,MDCR_EL2 +17785 clk cpu0 R cpsr 620003c9 +17785 clk cpu0 R X2 0000000003000008 +17786 clk cpu0 IT (17750) 0001ead0:00001001ead0_NS 8a080021 O EL2h_n : AND x1,x1,x8 +17786 clk cpu0 R X1 0000000003000000 +17787 clk cpu0 IT (17751) 0001ead4:00001001ead4_NS 8a280042 O EL2h_n : BIC x2,x2,x8 +17787 clk cpu0 R X2 0000000000000008 +17788 clk cpu0 IT (17752) 0001ead8:00001001ead8_NS aa020021 O EL2h_n : ORR x1,x1,x2 +17788 clk cpu0 R X1 0000000003000008 +17789 clk cpu0 IT (17753) 0001eadc:00001001eadc_NS a9bf7bfd O EL2h_n : STP x29,x30,[sp,#-0x10]! +17789 clk cpu0 MW8 0383c290:00001083c290_NS ffffffff_fe00000f +17789 clk cpu0 MW8 0383c298:00001083c298_NS 00000000_0001cf8c +17789 clk cpu0 R SP_EL2 000000000383C290 +17790 clk cpu0 IT (17754) 0001eae0:00001001eae0_NS a9bf07e0 O EL2h_n : STP x0,x1,[sp,#-0x10]! +17790 clk cpu0 MW8 0383c280:00001083c280_NS 00000000_00274007 +17790 clk cpu0 MW8 0383c288:00001083c288_NS 00000000_03000008 +17790 clk cpu0 R SP_EL2 000000000383C280 +17791 clk cpu0 IT (17755) 0001eae4:00001001eae4_NS d503201f O EL2h_n : NOP +17792 clk cpu0 IT (17756) 0001eae8:00001001eae8_NS a8c107e0 O EL2h_n : LDP x0,x1,[sp],#0x10 +17792 clk cpu0 MR8 0383c280:00001083c280_NS 00000000_00274007 +17792 clk cpu0 MR8 0383c288:00001083c288_NS 00000000_03000008 +17792 clk cpu0 R SP_EL2 000000000383C290 +17792 clk cpu0 R X0 0000000000274007 +17792 clk cpu0 R X1 0000000003000008 +17793 clk cpu0 IT (17757) 0001eaec:00001001eaec_NS d51c1121 O EL2h_n : MSR MDCR_EL2,x1 +17793 clk cpu0 R MDCR_EL2 00000000:03000008 +17794 clk cpu0 IT (17758) 0001eaf0:00001001eaf0_NS d5033fdf O EL2h_n : ISB +17794 clk cpu0 R PMBIDR_EL1 00000030 +17794 clk cpu0 R TRBIDR_EL1 000000000000002b +17795 clk cpu0 IT (17759) 0001eaf4:00001001eaf4_NS d503201f O EL2h_n : NOP +17796 clk cpu0 IT (17760) 0001eaf8:00001001eaf8_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +17796 clk cpu0 MR8 0383c290:00001083c290_NS ffffffff_fe00000f +17796 clk cpu0 MR8 0383c298:00001083c298_NS 00000000_0001cf8c +17796 clk cpu0 R SP_EL2 000000000383C2A0 +17796 clk cpu0 R X29 FFFFFFFFFE00000F +17796 clk cpu0 R X30 000000000001CF8C +17797 clk cpu0 IT (17761) 0001eafc:00001001eafc_NS d65f03c0 O EL2h_n : RET +17798 clk cpu0 IT (17762) 0001cf8c:00001001cf8c_NS a8c17bfd O EL2h_n : LDP x29,x30,[sp],#0x10 +17798 clk cpu0 MR8 0383c2a0:00001083c2a0_NS ffffffff_fe00000f +17798 clk cpu0 MR8 0383c2a8:00001083c2a8_NS 00000000_00035960 +17798 clk cpu0 R SP_EL2 000000000383C2B0 +17798 clk cpu0 R X29 FFFFFFFFFE00000F +17798 clk cpu0 R X30 0000000000035960 +17799 clk cpu0 IT (17763) 0001cf90:00001001cf90_NS a8c10fe2 O EL2h_n : LDP x2,x3,[sp],#0x10 +17799 clk cpu0 MR8 0383c2b0:00001083c2b0_NS 00000000_00035fc8 +17799 clk cpu0 MR8 0383c2b8:00001083c2b8_NS 00000000_00000138 +17799 clk cpu0 R SP_EL2 000000000383C2C0 +17799 clk cpu0 R X2 0000000000035FC8 +17799 clk cpu0 R X3 0000000000000138 +17800 clk cpu0 IT (17764) 0001cf94:00001001cf94_NS a8c117e4 O EL2h_n : LDP x4,x5,[sp],#0x10 +17800 clk cpu0 MR8 0383c2c0:00001083c2c0_NS 00000000_00000004 +17800 clk cpu0 MR8 0383c2c8:00001083c2c8_NS 00000000_00000000 +17800 clk cpu0 R SP_EL2 000000000383C2D0 +17800 clk cpu0 R X4 0000000000000004 +17800 clk cpu0 R X5 0000000000000000 +17801 clk cpu0 IT (17765) 0001cf98:00001001cf98_NS 1400000b O EL2h_n : B 0x1cfc4 +17802 clk cpu0 IT (17766) 0001cfc4:00001001cfc4_NS aa0003e2 O EL2h_n : MOV x2,x0 +17802 clk cpu0 R X2 0000000000274007 +17803 clk cpu0 IT (17767) 0001cfc8:00001001cfc8_NS aa0003e3 O EL2h_n : MOV x3,x0 +17803 clk cpu0 R X3 0000000000274007 +17804 clk cpu0 IT (17768) 0001cfcc:00001001cfcc_NS d34f3c42 O EL2h_n : UBFIZ x2,x2,#49,#16 +17804 clk cpu0 R X2 0000000000000000 +17805 clk cpu0 IT (17769) 0001cfd0:00001001cfd0_NS f100045f O EL2h_n : CMP x2,#1 +17805 clk cpu0 R cpsr 820003c9 +17806 clk cpu0 IT (17770) 0001cfd4:00001001cfd4_NS 540003e1 O EL2h_n : B.NE 0x1d050 +17807 clk cpu0 IT (17771) 0001d050:00001001d050_NS d69f03e0 O EL2h_n : ERET +17807 clk cpu0 E 00000000 EL1h 00000019 CoreEvent_ModeChange +17807 clk cpu0 R cpsr 620003c5 +17807 clk cpu0 R PMBIDR_EL1 00000030 +17807 clk cpu0 R TRBIDR_EL1 000000000000002b +17807 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +17807 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +17808 clk cpu0 IT (17772) 000380f8:0000100380f8_NS 1400000f O EL1h_n : B 0x38134 +17809 clk cpu0 IT (17773) 00038134:000010038134_NS d65f03c0 O EL1h_n : RET +17810 clk cpu0 IT (17774) 00035960:000010035960_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +17810 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +17810 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000115cc +17810 clk cpu0 R SP_EL1 0000000003700550 +17810 clk cpu0 R X29 FFFFFFFFFE00000F +17810 clk cpu0 R X30 00000000000115CC +17811 clk cpu0 IT (17775) 00035964:000010035964_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +17811 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000000 +17811 clk cpu0 MR8 03700558:000000f00558_NS 00000000_00000001 +17811 clk cpu0 R SP_EL1 0000000003700560 +17811 clk cpu0 R X2 0000000000000000 +17811 clk cpu0 R X3 0000000000000001 +17812 clk cpu0 IT (17776) 00035968:000010035968_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +17812 clk cpu0 MR8 03700560:000000f00560_NS 00000000_90000000 +17812 clk cpu0 MR8 03700568:000000f00568_NS 03ff8000_03ff8000 +17812 clk cpu0 R SP_EL1 0000000003700570 +17812 clk cpu0 R X6 0000000090000000 +17812 clk cpu0 R X7 03FF800003FF8000 +17813 clk cpu0 IT (17777) 0003596c:00001003596c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +17813 clk cpu0 MR8 03700570:000000f00570_NS 00000000_00000000 +17813 clk cpu0 MR8 03700578:000000f00578_NS f800f800_f800f800 +17813 clk cpu0 R SP_EL1 0000000003700580 +17813 clk cpu0 R X4 0000000000000000 +17813 clk cpu0 R X5 F800F800F800F800 +17814 clk cpu0 IT (17778) 00035970:000010035970_NS 1400000c O EL1h_n : B 0x359a0 +17815 clk cpu0 IT (17779) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +17815 clk cpu0 R cpsr 820003c5 +17815 clk cpu0 R PMBIDR_EL1 00000030 +17815 clk cpu0 R TRBIDR_EL1 000000000000002b +17816 clk cpu0 IT (17780) 000a70f4:0000100a70f4_NS a8c127e8 O EL1h_n : LDP x8,x9,[sp],#0x10 +17816 clk cpu0 MR8 03700580:000000f00580_NS 00000000_00000003 +17816 clk cpu0 MR8 03700588:000000f00588_NS 00000000_00000018 +17816 clk cpu0 R SP_EL1 0000000003700590 +17816 clk cpu0 R X8 0000000000000003 +17816 clk cpu0 R X9 0000000000000018 +17817 clk cpu0 IT (17781) 000a70f8:0000100a70f8_NS d65f03c0 O EL1h_n : RET +17818 clk cpu0 IT (17782) 000115cc:0000100115cc_NS f94043fe O EL1h_n : LDR x30,[sp,#0x80] +17818 clk cpu0 MR8 03700610:000000f00610_NS 00000000_0001113c +17818 clk cpu0 R X30 000000000001113C +17819 clk cpu0 IT (17783) 000115d0:0000100115d0_NS 910243ff O EL1h_n : ADD sp,sp,#0x90 +17819 clk cpu0 R SP_EL1 0000000003700620 +17820 clk cpu0 IT (17784) 000115d4:0000100115d4_NS d65f03c0 O EL1h_n : RET +17821 clk cpu0 IT (17785) 0001113c:00001001113c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +17821 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +17821 clk cpu0 R X8 0000000003700790 +17821 clk cpu0 CACHE cpu.cpu0.l1icache LINE 008b ALLOC 0x000010011140_NS +17821 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0451 ALLOC 0x000010011140_NS +17822 clk cpu0 IT (17786) 00011140:000010011140_NS f9400500 O EL1h_n : LDR x0,[x8,#8] +17822 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +17822 clk cpu0 R X0 0000000000000000 +17823 clk cpu0 IT (17787) 00011144:000010011144_NS f9400101 O EL1h_n : LDR x1,[x8,#0] +17823 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +17823 clk cpu0 R X1 0000000000000001 +17824 clk cpu0 IT (17788) 00011148:000010011148_NS 94024e87 O EL1h_n : BL 0xa4b64 +17824 clk cpu0 R X30 000000000001114C +17824 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005a INVAL 0x000010090b40 +17824 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005a ALLOC 0x0000100a4b40_NS +17824 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 12d0 ALLOC 0x0000100a4b40_NS +17825 clk cpu0 IT (17789) 000a4b64:0000100a4b64_NS f100041f O EL1h_n : CMP x0,#1 +17825 clk cpu0 R cpsr 820003c5 +17826 clk cpu0 IT (17790) 000a4b68:0000100a4b68_NS 5400006b O EL1h_n : B.LT 0xa4b74 +17827 clk cpu0 IT (17791) 000a4b74:0000100a4b74_NS d28000e0 O EL1h_n : MOV x0,#7 +17827 clk cpu0 R X0 0000000000000007 +17828 clk cpu0 IT (17792) 000a4b78:0000100a4b78_NS f2a00560 O EL1h_n : MOVK x0,#0x2b,LSL #16 +17828 clk cpu0 R X0 00000000002B0007 +17829 clk cpu0 IT (17793) 000a4b7c:0000100a4b7c_NS aa0103e2 O EL1h_n : MOV x2,x1 +17829 clk cpu0 R X2 0000000000000001 +17829 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005d INVAL 0x000010010b80_NS +17829 clk cpu0 CACHE cpu.cpu0.l1icache LINE 005d ALLOC 0x0000100a4b80_NS +17830 clk cpu0 IT (17794) 000a4b80:0000100a4b80_NS d40000e1 O EL1h_n : SVC #7 +17830 clk cpu0 E 000a4b80:0000100a4b80_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +17830 clk cpu0 R cpsr 820003c5 +17830 clk cpu0 R PMBIDR_EL1 00000030 +17830 clk cpu0 R ESR_EL1 56000007 +17830 clk cpu0 R SPSR_EL1 820003c5 +17830 clk cpu0 R TRBIDR_EL1 000000000000002b +17830 clk cpu0 R ELR_EL1 00000000000a4b84 +17831 clk cpu0 IT (17795) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +17832 clk cpu0 IT (17796) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +17832 clk cpu0 R SP_EL1 0000000003700520 +17833 clk cpu0 IT (17797) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +17833 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002b0007 +17833 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000001 +17834 clk cpu0 IT (17798) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +17834 clk cpu0 R X0 0000000056000007 +17835 clk cpu0 IT (17799) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +17835 clk cpu0 R X1 0000000000000015 +17836 clk cpu0 IT (17800) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +17836 clk cpu0 R cpsr 620003c5 +17837 clk cpu0 IT (17801) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +17838 clk cpu0 IT (17802) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +17838 clk cpu0 R X1 0000000000000007 +17839 clk cpu0 IT (17803) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +17839 clk cpu0 R cpsr 220003c5 +17840 clk cpu0 IS (17804) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +17841 clk cpu0 IT (17805) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +17841 clk cpu0 R cpsr 820003c5 +17842 clk cpu0 IS (17806) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +17843 clk cpu0 IT (17807) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +17843 clk cpu0 R cpsr 820003c5 +17844 clk cpu0 IS (17808) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +17845 clk cpu0 IT (17809) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +17845 clk cpu0 R cpsr 620003c5 +17846 clk cpu0 IT (17810) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +17847 clk cpu0 IT (17811) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +17847 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002b0007 +17847 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000001 +17847 clk cpu0 R X0 00000000002B0007 +17847 clk cpu0 R X1 0000000000000001 +17848 clk cpu0 IT (17812) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +17848 clk cpu0 R SP_EL1 0000000003700620 +17849 clk cpu0 IT (17813) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +17849 clk cpu0 R cpsr 820003c5 +17850 clk cpu0 IT (17814) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +17851 clk cpu0 IT (17815) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +17851 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +17851 clk cpu0 MW8 03700618:000000f00618_NS f800f800_f800f800 +17851 clk cpu0 R SP_EL1 0000000003700610 +17852 clk cpu0 IT (17816) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +17852 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002b0007 +17852 clk cpu0 MW8 03700608:000000f00608_NS 00000000_00000001 +17852 clk cpu0 R SP_EL1 0000000003700600 +17853 clk cpu0 IT (17817) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +17853 clk cpu0 R X5 0000000000000000 +17854 clk cpu0 IT (17818) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +17854 clk cpu0 R X1 0000000000000000 +17855 clk cpu0 IT (17819) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +17855 clk cpu0 R cpsr 820003c5 +17856 clk cpu0 IT (17820) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +17856 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002b0007 +17856 clk cpu0 MR8 03700608:000000f00608_NS 00000000_00000001 +17856 clk cpu0 R SP_EL1 0000000003700610 +17856 clk cpu0 R X0 00000000002B0007 +17856 clk cpu0 R X1 0000000000000001 +17857 clk cpu0 IT (17821) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +17858 clk cpu0 IT (17822) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +17858 clk cpu0 MW8 03700600:000000f00600_NS 00000000_90000000 +17858 clk cpu0 MW8 03700608:000000f00608_NS 03ff8000_03ff8000 +17858 clk cpu0 R SP_EL1 0000000003700600 +17859 clk cpu0 IT (17823) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +17859 clk cpu0 R X6 0000000000000001 +17860 clk cpu0 IT (17824) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +17860 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +17860 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +17860 clk cpu0 R SP_EL1 00000000037005F0 +17861 clk cpu0 IT (17825) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +17861 clk cpu0 MW8 037005e0:000000f005e0_NS ffffffff_fe00000f +17861 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_0001114c +17861 clk cpu0 R SP_EL1 00000000037005E0 +17862 clk cpu0 IT (17826) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +17862 clk cpu0 R X3 0000000000000000 +17863 clk cpu0 IT (17827) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +17863 clk cpu0 R cpsr 820003c5 +17864 clk cpu0 IS (17828) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +17865 clk cpu0 IT (17829) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +17865 clk cpu0 R X3 0000000000000000 +17866 clk cpu0 IT (17830) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +17866 clk cpu0 R cpsr 820003c5 +17867 clk cpu0 IS (17831) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +17868 clk cpu0 IT (17832) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +17868 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +17868 clk cpu0 R X2 0000000000035A00 +17869 clk cpu0 IT (17833) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +17870 clk cpu0 IT (17834) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +17870 clk cpu0 R X3 0000000000000056 +17871 clk cpu0 IT (17835) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +17871 clk cpu0 R X3 0000000000000056 +17872 clk cpu0 IT (17836) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +17872 clk cpu0 R X3 00000000000002B0 +17873 clk cpu0 IT (17837) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +17873 clk cpu0 R X2 0000000000035CB0 +17874 clk cpu0 IT (17838) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +17874 clk cpu0 MR8 00035cb0:000010035cb0_NS 00000000_00036dac +17874 clk cpu0 R X4 0000000000036DAC +17875 clk cpu0 IT (17839) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +17875 clk cpu0 R cpsr 82000bc5 +17875 clk cpu0 R X30 0000000000035990 +17875 clk cpu0 CACHE cpu.cpu0.l1icache LINE 016d ALLOC 0x000010036d80_NS +17875 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1b60 ALLOC 0x000010036d80_NS +17876 clk cpu0 IT (17840) 00036dac:000010036dac_NS d5389b00 O EL1h_n : MRS x0,s3_0_c9_c11_0 +17876 clk cpu0 R cpsr 820003c5 +17876 clk cpu0 R X0 0000000024002019 +17877 clk cpu0 IT (17841) 00036db0:000010036db0_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +17877 clk cpu0 R cpsr 820003c5 +17878 clk cpu0 IT (17842) 00036db4:000010036db4_NS 54000041 O EL1h_n : B.NE 0x36dbc +17879 clk cpu0 IT (17843) 00036dbc:000010036dbc_NS d65f03c0 O EL1h_n : RET +17880 clk cpu0 IT (17844) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +17880 clk cpu0 MR8 037005e0:000000f005e0_NS ffffffff_fe00000f +17880 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_0001114c +17880 clk cpu0 R SP_EL1 00000000037005F0 +17880 clk cpu0 R X29 FFFFFFFFFE00000F +17880 clk cpu0 R X30 000000000001114C +17881 clk cpu0 IT (17845) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +17881 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17881 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +17881 clk cpu0 R SP_EL1 0000000003700600 +17881 clk cpu0 R X2 0000000000000001 +17881 clk cpu0 R X3 0000000000000001 +17882 clk cpu0 IT (17846) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +17882 clk cpu0 MR8 03700600:000000f00600_NS 00000000_90000000 +17882 clk cpu0 MR8 03700608:000000f00608_NS 03ff8000_03ff8000 +17882 clk cpu0 R SP_EL1 0000000003700610 +17882 clk cpu0 R X6 0000000090000000 +17882 clk cpu0 R X7 03FF800003FF8000 +17883 clk cpu0 IT (17847) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +17883 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +17883 clk cpu0 MR8 03700618:000000f00618_NS f800f800_f800f800 +17883 clk cpu0 R SP_EL1 0000000003700620 +17883 clk cpu0 R X4 0000000000000000 +17883 clk cpu0 R X5 F800F800F800F800 +17884 clk cpu0 IT (17848) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +17884 clk cpu0 R cpsr 820003c5 +17884 clk cpu0 R PMBIDR_EL1 00000030 +17884 clk cpu0 R TRBIDR_EL1 000000000000002b +17885 clk cpu0 IT (17849) 000a4b84:0000100a4b84_NS d65f03c0 O EL1h_n : RET +17886 clk cpu0 IT (17850) 0001114c:00001001114c_NS b9019be0 O EL1h_n : STR w0,[sp,#0x198] +17886 clk cpu0 MW4 037007b8:000000f007b8_NS 24002019 +17887 clk cpu0 IT (17851) 00011150:000010011150_NS b9819be8 O EL1h_n : LDRSW x8,[sp,#0x198] +17887 clk cpu0 MR4 037007b8:000000f007b8_NS 24002019 +17887 clk cpu0 R X8 0000000024002019 +17888 clk cpu0 IT (17852) 00011154:000010011154_NS 9280002a O EL1h_n : MOV x10,#0xfffffffffffffffe +17888 clk cpu0 R X10 FFFFFFFFFFFFFFFE +17889 clk cpu0 IT (17853) 00011158:000010011158_NS 8a0a0100 O EL1h_n : AND x0,x8,x10 +17889 clk cpu0 R X0 0000000024002018 +17890 clk cpu0 IT (17854) 0001115c:00001001115c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +17890 clk cpu0 MR8 037006d8:000000f006d8_NS 00000000_03700790 +17890 clk cpu0 R X8 0000000003700790 +17891 clk cpu0 IT (17855) 00011160:000010011160_NS f9400501 O EL1h_n : LDR x1,[x8,#8] +17891 clk cpu0 MR8 03700798:000000f00798_NS 00000000_00000000 +17891 clk cpu0 R X1 0000000000000000 +17892 clk cpu0 IT (17856) 00011164:000010011164_NS f9400102 O EL1h_n : LDR x2,[x8,#0] +17892 clk cpu0 MR8 03700790:000000f00790_NS 00000000_00000001 +17892 clk cpu0 R X2 0000000000000001 +17893 clk cpu0 IT (17857) 00011168:000010011168_NS 94024e88 O EL1h_n : BL 0xa4b88 +17893 clk cpu0 R X30 000000000001116C +17894 clk cpu0 IT (17858) 000a4b88:0000100a4b88_NS f100043f O EL1h_n : CMP x1,#1 +17894 clk cpu0 R cpsr 820003c5 +17895 clk cpu0 IT (17859) 000a4b8c:0000100a4b8c_NS 5400014b O EL1h_n : B.LT 0xa4bb4 +17896 clk cpu0 IT (17860) 000a4bb4:0000100a4bb4_NS aa0003e1 O EL1h_n : MOV x1,x0 +17896 clk cpu0 R X1 0000000024002018 +17897 clk cpu0 IT (17861) 000a4bb8:0000100a4bb8_NS d28000e0 O EL1h_n : MOV x0,#7 +17897 clk cpu0 R X0 0000000000000007 +17898 clk cpu0 IT (17862) 000a4bbc:0000100a4bbc_NS 32110000 O EL1h_n : ORR w0,w0,#0x8000 +17898 clk cpu0 R X0 0000000000008007 +17899 clk cpu0 IT (17863) 000a4bc0:0000100a4bc0_NS f2a00560 O EL1h_n : MOVK x0,#0x2b,LSL #16 +17899 clk cpu0 R X0 00000000002B8007 +17900 clk cpu0 IT (17864) 000a4bc4:0000100a4bc4_NS d40000e1 O EL1h_n : SVC #7 +17900 clk cpu0 E 000a4bc4:0000100a4bc4_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +17900 clk cpu0 R cpsr 820003c5 +17900 clk cpu0 R PMBIDR_EL1 00000030 +17900 clk cpu0 R ESR_EL1 56000007 +17900 clk cpu0 R SPSR_EL1 820003c5 +17900 clk cpu0 R TRBIDR_EL1 000000000000002b +17900 clk cpu0 R ELR_EL1 00000000000a4bc8 +17901 clk cpu0 IT (17865) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +17902 clk cpu0 IT (17866) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +17902 clk cpu0 R SP_EL1 0000000003700520 +17903 clk cpu0 IT (17867) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +17903 clk cpu0 MW8 03700520:000000f00520_NS 00000000_002b8007 +17903 clk cpu0 MW8 03700528:000000f00528_NS 00000000_24002018 +17904 clk cpu0 IT (17868) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +17904 clk cpu0 R X0 0000000056000007 +17905 clk cpu0 IT (17869) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +17905 clk cpu0 R X1 0000000000000015 +17906 clk cpu0 IT (17870) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +17906 clk cpu0 R cpsr 620003c5 +17907 clk cpu0 IT (17871) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +17908 clk cpu0 IT (17872) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +17908 clk cpu0 R X1 0000000000000007 +17909 clk cpu0 IT (17873) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +17909 clk cpu0 R cpsr 220003c5 +17910 clk cpu0 IS (17874) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +17911 clk cpu0 IT (17875) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +17911 clk cpu0 R cpsr 820003c5 +17912 clk cpu0 IS (17876) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +17913 clk cpu0 IT (17877) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +17913 clk cpu0 R cpsr 820003c5 +17914 clk cpu0 IS (17878) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +17915 clk cpu0 IT (17879) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +17915 clk cpu0 R cpsr 620003c5 +17916 clk cpu0 IT (17880) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +17917 clk cpu0 IT (17881) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +17917 clk cpu0 MR8 03700520:000000f00520_NS 00000000_002b8007 +17917 clk cpu0 MR8 03700528:000000f00528_NS 00000000_24002018 +17917 clk cpu0 R X0 00000000002B8007 +17917 clk cpu0 R X1 0000000024002018 +17918 clk cpu0 IT (17882) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +17918 clk cpu0 R SP_EL1 0000000003700620 +17919 clk cpu0 IT (17883) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +17919 clk cpu0 R cpsr 220003c5 +17920 clk cpu0 IT (17884) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +17921 clk cpu0 IT (17885) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +17921 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00000000 +17921 clk cpu0 MW8 03700618:000000f00618_NS f800f800_f800f800 +17921 clk cpu0 R SP_EL1 0000000003700610 +17922 clk cpu0 IT (17886) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +17922 clk cpu0 MW8 03700600:000000f00600_NS 00000000_002b8007 +17922 clk cpu0 MW8 03700608:000000f00608_NS 00000000_24002018 +17922 clk cpu0 R SP_EL1 0000000003700600 +17923 clk cpu0 IT (17887) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +17923 clk cpu0 R X5 0000000000000000 +17924 clk cpu0 IT (17888) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +17924 clk cpu0 R X1 0000000000000000 +17925 clk cpu0 IT (17889) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +17925 clk cpu0 R cpsr 820003c5 +17926 clk cpu0 IT (17890) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +17926 clk cpu0 MR8 03700600:000000f00600_NS 00000000_002b8007 +17926 clk cpu0 MR8 03700608:000000f00608_NS 00000000_24002018 +17926 clk cpu0 R SP_EL1 0000000003700610 +17926 clk cpu0 R X0 00000000002B8007 +17926 clk cpu0 R X1 0000000024002018 +17927 clk cpu0 IT (17891) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +17928 clk cpu0 IT (17892) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +17928 clk cpu0 MW8 03700600:000000f00600_NS 00000000_90000000 +17928 clk cpu0 MW8 03700608:000000f00608_NS 03ff8000_03ff8000 +17928 clk cpu0 R SP_EL1 0000000003700600 +17929 clk cpu0 IT (17893) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +17929 clk cpu0 R X6 0000000000000001 +17930 clk cpu0 IT (17894) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +17930 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000001 +17930 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00000001 +17930 clk cpu0 R SP_EL1 00000000037005F0 +17931 clk cpu0 IT (17895) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +17931 clk cpu0 MW8 037005e0:000000f005e0_NS ffffffff_fe00000f +17931 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_0001116c +17931 clk cpu0 R SP_EL1 00000000037005E0 +17932 clk cpu0 IT (17896) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +17932 clk cpu0 R X3 0000000000000000 +17933 clk cpu0 IT (17897) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +17933 clk cpu0 R cpsr 820003c5 +17934 clk cpu0 IS (17898) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +17935 clk cpu0 IT (17899) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +17935 clk cpu0 R X3 0000000000000000 +17936 clk cpu0 IT (17900) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +17936 clk cpu0 R cpsr 820003c5 +17937 clk cpu0 IS (17901) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +17938 clk cpu0 IT (17902) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +17938 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +17938 clk cpu0 R X2 0000000000035A00 +17939 clk cpu0 IT (17903) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +17940 clk cpu0 IT (17904) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +17940 clk cpu0 R X3 0000000000000057 +17941 clk cpu0 IT (17905) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +17941 clk cpu0 R X3 0000000000000057 +17942 clk cpu0 IT (17906) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +17942 clk cpu0 R X3 00000000000002B8 +17943 clk cpu0 IT (17907) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +17943 clk cpu0 R X2 0000000000035CB8 +17944 clk cpu0 IT (17908) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +17944 clk cpu0 MR8 00035cb8:000010035cb8_NS 00000000_00036dc0 +17944 clk cpu0 R X4 0000000000036DC0 +17945 clk cpu0 IT (17909) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +17945 clk cpu0 R cpsr 82000bc5 +17945 clk cpu0 R X30 0000000000035990 +17946 clk cpu0 IT (17910) 00036dc0:000010036dc0_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +17946 clk cpu0 MW8 037005d0:000000f005d0_NS ffffffff_fe00000f +17946 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00035990 +17946 clk cpu0 R cpsr 820003c5 +17946 clk cpu0 R SP_EL1 00000000037005D0 +17947 clk cpu0 IT (17911) 00036dc4:000010036dc4_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +17947 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_002b8007 +17947 clk cpu0 MW8 037005c8:000000f005c8_NS 00000000_24002018 +17947 clk cpu0 R SP_EL1 00000000037005C0 +17948 clk cpu0 IT (17912) 00036dc8:000010036dc8_NS d503201f O EL1h_n : NOP +17949 clk cpu0 IT (17913) 00036dcc:000010036dcc_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +17949 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_002b8007 +17949 clk cpu0 MR8 037005c8:000000f005c8_NS 00000000_24002018 +17949 clk cpu0 R SP_EL1 00000000037005D0 +17949 clk cpu0 R X0 00000000002B8007 +17949 clk cpu0 R X1 0000000024002018 +17950 clk cpu0 IT (17914) 00036dd0:000010036dd0_NS d5189b01 O EL1h_n : MSR s3_0_c9_c11_0,x1 +17950 clk cpu0 R TRBLIMITR_EL1 00000000:24002018 +17951 clk cpu0 IT (17915) 00036dd4:000010036dd4_NS d5033fdf O EL1h_n : ISB +17951 clk cpu0 R PMBIDR_EL1 00000030 +17951 clk cpu0 R TRBLIMITR_EL1 0000000024002018 +17951 clk cpu0 R TRBIDR_EL1 000000000000002b +17952 clk cpu0 IT (17916) 00036dd8:000010036dd8_NS d503201f O EL1h_n : NOP +17953 clk cpu0 IT (17917) 00036ddc:000010036ddc_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +17953 clk cpu0 MR8 037005d0:000000f005d0_NS ffffffff_fe00000f +17953 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_00035990 +17953 clk cpu0 R SP_EL1 00000000037005E0 +17953 clk cpu0 R X29 FFFFFFFFFE00000F +17953 clk cpu0 R X30 0000000000035990 +17954 clk cpu0 IT (17918) 00036de0:000010036de0_NS d65f03c0 O EL1h_n : RET +17955 clk cpu0 IT (17919) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +17955 clk cpu0 MR8 037005e0:000000f005e0_NS ffffffff_fe00000f +17955 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_0001116c +17955 clk cpu0 R SP_EL1 00000000037005F0 +17955 clk cpu0 R X29 FFFFFFFFFE00000F +17955 clk cpu0 R X30 000000000001116C +17956 clk cpu0 IT (17920) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +17956 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000001 +17956 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00000001 +17956 clk cpu0 R SP_EL1 0000000003700600 +17956 clk cpu0 R X2 0000000000000001 +17956 clk cpu0 R X3 0000000000000001 +17957 clk cpu0 IT (17921) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +17957 clk cpu0 MR8 03700600:000000f00600_NS 00000000_90000000 +17957 clk cpu0 MR8 03700608:000000f00608_NS 03ff8000_03ff8000 +17957 clk cpu0 R SP_EL1 0000000003700610 +17957 clk cpu0 R X6 0000000090000000 +17957 clk cpu0 R X7 03FF800003FF8000 +17958 clk cpu0 IT (17922) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +17958 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00000000 +17958 clk cpu0 MR8 03700618:000000f00618_NS f800f800_f800f800 +17958 clk cpu0 R SP_EL1 0000000003700620 +17958 clk cpu0 R X4 0000000000000000 +17958 clk cpu0 R X5 F800F800F800F800 +17959 clk cpu0 IT (17923) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +17959 clk cpu0 R cpsr 820003c5 +17959 clk cpu0 R PMBIDR_EL1 00000030 +17959 clk cpu0 R TRBIDR_EL1 000000000000002b +17960 clk cpu0 IT (17924) 000a4bc8:0000100a4bc8_NS d65f03c0 O EL1h_n : RET +17961 clk cpu0 IT (17925) 0001116c:00001001116c_NS f94043e8 O EL1h_n : LDR x8,[sp,#0x80] +17961 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +17961 clk cpu0 R X8 0000000003008530 +17962 clk cpu0 IT (17926) 00011170:000010011170_NS f9400101 O EL1h_n : LDR x1,[x8,#0] +17962 clk cpu0 MR8 03008530:000000808530_NS 00000000_23000010 +17962 clk cpu0 R X1 0000000023000010 +17963 clk cpu0 IT (17927) 00011174:000010011174_NS 910383e0 O EL1h_n : ADD x0,sp,#0xe0 +17963 clk cpu0 R X0 0000000003700700 +17964 clk cpu0 IT (17928) 00011178:000010011178_NS 52800022 O EL1h_n : MOV w2,#1 +17964 clk cpu0 R X2 0000000000000001 +17965 clk cpu0 IT (17929) 0001117c:00001001117c_NS 94000137 O EL1h_n : BL 0x11658 +17965 clk cpu0 R X30 0000000000011180 +17965 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 INVAL 0x000010095640_NS +17965 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 ALLOC 0x000010011640_NS +17966 clk cpu0 IT (17930) 00011658:000010011658_NS d10343ff O EL1h_n : SUB sp,sp,#0xd0 +17966 clk cpu0 R SP_EL1 0000000003700550 +17967 clk cpu0 IT (17931) 0001165c:00001001165c_NS f90063fe O EL1h_n : STR x30,[sp,#0xc0] +17967 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00011180 +17968 clk cpu0 IT (17932) 00011660:000010011660_NS d2800008 O EL1h_n : MOV x8,#0 +17968 clk cpu0 R X8 0000000000000000 +17969 clk cpu0 IT (17933) 00011664:000010011664_NS 52800009 O EL1h_n : MOV w9,#0 +17969 clk cpu0 R X9 0000000000000000 +17970 clk cpu0 IT (17934) 00011668:000010011668_NS 529e000a O EL1h_n : MOV w10,#0xf000 +17970 clk cpu0 R X10 000000000000F000 +17971 clk cpu0 IT (17935) 0001166c:00001001166c_NS 5280018b O EL1h_n : MOV w11,#0xc +17971 clk cpu0 R X11 000000000000000C +17972 clk cpu0 IT (17936) 00011670:000010011670_NS 5281e00c O EL1h_n : MOV w12,#0xf00 +17972 clk cpu0 R X12 0000000000000F00 +17973 clk cpu0 IT (17937) 00011674:000010011674_NS 5280010d O EL1h_n : MOV w13,#8 +17973 clk cpu0 R X13 0000000000000008 +17974 clk cpu0 IT (17938) 00011678:000010011678_NS 5280002e O EL1h_n : MOV w14,#1 +17974 clk cpu0 R X14 0000000000000001 +17975 clk cpu0 IT (17939) 0001167c:00001001167c_NS 9001830f O EL1h_n : ADRP x15,0x307167c +17975 clk cpu0 R X15 0000000003071000 +17975 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b4 INVAL 0x000010095680_NS +17975 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b4 ALLOC 0x000010011680_NS +17975 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05a0 ALLOC 0x000010011680_NS +17976 clk cpu0 IT (17940) 00011680:000010011680_NS 912441ef O EL1h_n : ADD x15,x15,#0x910 +17976 clk cpu0 R X15 0000000003071910 +17977 clk cpu0 IT (17941) 00011684:000010011684_NS f9005fe0 O EL1h_n : STR x0,[sp,#0xb8] +17977 clk cpu0 MW8 03700608:000000f00608_NS 00000000_03700700 +17978 clk cpu0 IT (17942) 00011688:000010011688_NS f9005be1 O EL1h_n : STR x1,[sp,#0xb0] +17978 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000010 +17979 clk cpu0 IT (17943) 0001168c:00001001168c_NS 3902bfe2 O EL1h_n : STRB w2,[sp,#0xaf] +17979 clk cpu0 MW1 037005ff:000000f005ff_NS 01 +17980 clk cpu0 IT (17944) 00011690:000010011690_NS f90047e8 O EL1h_n : STR x8,[sp,#0x88] +17980 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_00000000 +17981 clk cpu0 IT (17945) 00011694:000010011694_NS 2a0903e0 O EL1h_n : MOV w0,w9 +17981 clk cpu0 R X0 0000000000000000 +17982 clk cpu0 IT (17946) 00011698:000010011698_NS 2a0a03e1 O EL1h_n : MOV w1,w10 +17982 clk cpu0 R X1 000000000000F000 +17983 clk cpu0 IT (17947) 0001169c:00001001169c_NS f9003be8 O EL1h_n : STR x8,[sp,#0x70] +17983 clk cpu0 MW8 037005c0:000000f005c0_NS 00000000_00000000 +17984 clk cpu0 IT (17948) 000116a0:0000100116a0_NS b9006fea O EL1h_n : STR w10,[sp,#0x6c] +17984 clk cpu0 MW4 037005bc:000000f005bc_NS 0000f000 +17985 clk cpu0 IT (17949) 000116a4:0000100116a4_NS b9006beb O EL1h_n : STR w11,[sp,#0x68] +17985 clk cpu0 MW4 037005b8:000000f005b8_NS 0000000c +17986 clk cpu0 IT (17950) 000116a8:0000100116a8_NS b90067ec O EL1h_n : STR w12,[sp,#0x64] +17986 clk cpu0 MW4 037005b4:000000f005b4_NS 00000f00 +17987 clk cpu0 IT (17951) 000116ac:0000100116ac_NS b90063ed O EL1h_n : STR w13,[sp,#0x60] +17987 clk cpu0 MW4 037005b0:000000f005b0_NS 00000008 +17988 clk cpu0 IT (17952) 000116b0:0000100116b0_NS b9005fee O EL1h_n : STR w14,[sp,#0x5c] +17988 clk cpu0 MW4 037005ac:000000f005ac_NS 00000001 +17989 clk cpu0 IT (17953) 000116b4:0000100116b4_NS f9002bef O EL1h_n : STR x15,[sp,#0x50] +17989 clk cpu0 MW8 037005a0:000000f005a0_NS 00000000_03071910 +17990 clk cpu0 IT (17954) 000116b8:0000100116b8_NS 94021c2d O EL1h_n : BL 0x9876c +17990 clk cpu0 R X30 00000000000116BC +17991 clk cpu0 IT (17955) 0009876c:00001009876c_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +17991 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +17991 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000116bc +17991 clk cpu0 R SP_EL1 0000000003700540 +17992 clk cpu0 IT (17956) 00098770:000010098770_NS 71403c3f O EL1h_n : CMP w1,#0xf,LSL #12 +17992 clk cpu0 R cpsr 620003c5 +17993 clk cpu0 IT (17957) 00098774:000010098774_NS 54000100 O EL1h_n : B.EQ 0x98794 +17994 clk cpu0 IT (17958) 00098794:000010098794_NS d0030be8 O EL1h_n : ADRP x8,0x6216794 +17994 clk cpu0 R X8 0000000006216000 +17995 clk cpu0 IT (17959) 00098798:000010098798_NS b9410913 O EL1h_n : LDR w19,[x8,#0x108] +17995 clk cpu0 MR4 06216108:000015216108_NS 00030001 +17995 clk cpu0 R X19 0000000000030001 +17996 clk cpu0 IT (17960) 0009879c:00001009879c_NS 14000005 O EL1h_n : B 0x987b0 +17997 clk cpu0 IT (17961) 000987b0:0000100987b0_NS 2a1303e0 O EL1h_n : MOV w0,w19 +17997 clk cpu0 R X0 0000000000030001 +17998 clk cpu0 IT (17962) 000987b4:0000100987b4_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +17998 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +17998 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000116bc +17998 clk cpu0 R SP_EL1 0000000003700550 +17998 clk cpu0 R X19 00000000062160A2 +17998 clk cpu0 R X30 00000000000116BC +17999 clk cpu0 IT (17963) 000987b8:0000100987b8_NS d65f03c0 O EL1h_n : RET +18000 clk cpu0 IT (17964) 000116bc:0000100116bc_NS b90087e0 O EL1h_n : STR w0,[sp,#0x84] +18000 clk cpu0 MW4 037005d4:000000f005d4_NS 00030001 +18000 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b7 ALLOC 0x0000100116c0_NS +18000 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05b0 ALLOC 0x0000100116c0_NS +18001 clk cpu0 IT (17965) 000116c0:0000100116c0_NS b94087e9 O EL1h_n : LDR w9,[sp,#0x84] +18001 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +18001 clk cpu0 R X9 0000000000030001 +18002 clk cpu0 IT (17966) 000116c4:0000100116c4_NS b9406fea O EL1h_n : LDR w10,[sp,#0x6c] +18002 clk cpu0 MR4 037005bc:000000f005bc_NS 0000f000 +18002 clk cpu0 R X10 000000000000F000 +18003 clk cpu0 IT (17967) 000116c8:0000100116c8_NS 0a0a0129 O EL1h_n : AND w9,w9,w10 +18003 clk cpu0 R X9 0000000000000000 +18004 clk cpu0 IT (17968) 000116cc:0000100116cc_NS b9406beb O EL1h_n : LDR w11,[sp,#0x68] +18004 clk cpu0 MR4 037005b8:000000f005b8_NS 0000000c +18004 clk cpu0 R X11 000000000000000C +18005 clk cpu0 IT (17969) 000116d0:0000100116d0_NS 1acb2529 O EL1h_n : LSR w9,w9,w11 +18005 clk cpu0 R X9 0000000000000000 +18006 clk cpu0 IT (17970) 000116d4:0000100116d4_NS 2a0903e8 O EL1h_n : MOV w8,w9 +18006 clk cpu0 R X8 0000000000000000 +18007 clk cpu0 IT (17971) 000116d8:0000100116d8_NS d3407d08 O EL1h_n : UBFX x8,x8,#0,#32 +18007 clk cpu0 R X8 0000000000000000 +18008 clk cpu0 IT (17972) 000116dc:0000100116dc_NS f9004fe8 O EL1h_n : STR x8,[sp,#0x98] +18008 clk cpu0 MW8 037005e8:000000f005e8_NS 00000000_00000000 +18009 clk cpu0 IT (17973) 000116e0:0000100116e0_NS b94087e9 O EL1h_n : LDR w9,[sp,#0x84] +18009 clk cpu0 MR4 037005d4:000000f005d4_NS 00030001 +18009 clk cpu0 R X9 0000000000030001 +18010 clk cpu0 IT (17974) 000116e4:0000100116e4_NS b94067ec O EL1h_n : LDR w12,[sp,#0x64] +18010 clk cpu0 MR4 037005b4:000000f005b4_NS 00000f00 +18010 clk cpu0 R X12 0000000000000F00 +18011 clk cpu0 IT (17975) 000116e8:0000100116e8_NS 0a0c0129 O EL1h_n : AND w9,w9,w12 +18011 clk cpu0 R X9 0000000000000000 +18012 clk cpu0 IT (17976) 000116ec:0000100116ec_NS b94063ed O EL1h_n : LDR w13,[sp,#0x60] +18012 clk cpu0 MR4 037005b0:000000f005b0_NS 00000008 +18012 clk cpu0 R X13 0000000000000008 +18013 clk cpu0 IT (17977) 000116f0:0000100116f0_NS 1acd2529 O EL1h_n : LSR w9,w9,w13 +18013 clk cpu0 R X9 0000000000000000 +18014 clk cpu0 IT (17978) 000116f4:0000100116f4_NS b9405fee O EL1h_n : LDR w14,[sp,#0x5c] +18014 clk cpu0 MR4 037005ac:000000f005ac_NS 00000001 +18014 clk cpu0 R X14 0000000000000001 +18015 clk cpu0 IT (17979) 000116f8:0000100116f8_NS 0a2901c9 O EL1h_n : BIC w9,w14,w9 +18015 clk cpu0 R X9 0000000000000001 +18016 clk cpu0 IT (17980) 000116fc:0000100116fc_NS 2a0903e8 O EL1h_n : MOV w8,w9 +18016 clk cpu0 R X8 0000000000000001 +18016 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b9 ALLOC 0x000010011700_NS +18016 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05c0 ALLOC 0x000010011700_NS +18017 clk cpu0 IT (17981) 00011700:000010011700_NS d3407d08 O EL1h_n : UBFX x8,x8,#0,#32 +18017 clk cpu0 R X8 0000000000000001 +18018 clk cpu0 IT (17982) 00011704:000010011704_NS f9004be8 O EL1h_n : STR x8,[sp,#0x90] +18018 clk cpu0 MW8 037005e0:000000f005e0_NS 00000000_00000001 +18019 clk cpu0 IT (17983) 00011708:000010011708_NS 940256d6 O EL1h_n : BL 0xa7260 +18019 clk cpu0 R X30 000000000001170C +18020 clk cpu0 IT (17984) 000a7260:0000100a7260_NS d53bd060 O EL1h_n : MRS x0,TPIDRRO_EL0 +18020 clk cpu0 R X0 0000000000000000 +18021 clk cpu0 IT (17985) 000a7264:0000100a7264_NS d61f03c0 O EL1h_n : BR x30 +18021 clk cpu0 R cpsr 620007c5 +18022 clk cpu0 IT (17986) 0001170c:00001001170c_NS 2a0003e8 O EL1h_n : MOV w8,w0 +18022 clk cpu0 R cpsr 620003c5 +18022 clk cpu0 R X8 0000000000000000 +18023 clk cpu0 IT (17987) 00011710:000010011710_NS d3407d08 O EL1h_n : UBFX x8,x8,#0,#32 +18023 clk cpu0 R X8 0000000000000000 +18024 clk cpu0 IT (17988) 00011714:000010011714_NS f90053e8 O EL1h_n : STR x8,[sp,#0xa0] +18024 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00000000 +18025 clk cpu0 IT (17989) 00011718:000010011718_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +18025 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_03071910 +18025 clk cpu0 R X8 0000000003071910 +18026 clk cpu0 IT (17990) 0001171c:00001001171c_NS f940010f O EL1h_n : LDR x15,[x8,#0] +18026 clk cpu0 MR8 03071910:000000871910_NS 00000000_00000000 +18026 clk cpu0 R X15 0000000000000000 +18027 clk cpu0 IT (17991) 00011720:000010011720_NS f9403bf0 O EL1h_n : LDR x16,[sp,#0x70] +18027 clk cpu0 MR8 037005c0:000000f005c0_NS 00000000_00000000 +18027 clk cpu0 R X16 0000000000000000 +18028 clk cpu0 IT (17992) 00011724:000010011724_NS eb1001ff O EL1h_n : CMP x15,x16 +18028 clk cpu0 R cpsr 620003c5 +18029 clk cpu0 IT (17993) 00011728:000010011728_NS 1a9f17e9 O EL1h_n : CSET w9,EQ +18029 clk cpu0 R X9 0000000000000001 +18030 clk cpu0 IT (17994) 0001172c:00001001172c_NS 37000049 O EL1h_n : TBNZ w9,#0,0x11734 +18031 clk cpu0 IT (17995) 00011734:000010011734_NS 97fffebc O EL1h_n : BL 0x11224 +18031 clk cpu0 R X30 0000000000011738 +18032 clk cpu0 IT (17996) 00011224:000010011224_NS f81f0ffe O EL1h_n : STR x30,[sp,#-0x10]! +18032 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00011738 +18032 clk cpu0 R SP_EL1 0000000003700540 +18033 clk cpu0 IT (17997) 00011228:000010011228_NS 94000280 O EL1h_n : BL 0x11c28 +18033 clk cpu0 R X30 000000000001122C +18034 clk cpu0 IT (17998) 00011c28:000010011c28_NS d2a46008 O EL1h_n : MOV x8,#0x23000000 +18034 clk cpu0 R X8 0000000023000000 +18035 clk cpu0 IT (17999) 00011c2c:000010011c2c_NS 90018309 O EL1h_n : ADRP x9,0x3071c2c +18035 clk cpu0 R X9 0000000003071000 +18036 clk cpu0 IT (18000) 00011c30:000010011c30_NS 9124a129 O EL1h_n : ADD x9,x9,#0x928 +18036 clk cpu0 R X9 0000000003071928 +18037 clk cpu0 IT (18001) 00011c34:000010011c34_NS f9000128 O EL1h_n : STR x8,[x9,#0] +18037 clk cpu0 MW8 03071928:000000871928_NS 00000000_23000000 +18038 clk cpu0 IT (18002) 00011c38:000010011c38_NS f9400120 O EL1h_n : LDR x0,[x9,#0] +18038 clk cpu0 MR8 03071928:000000871928_NS 00000000_23000000 +18038 clk cpu0 R X0 0000000023000000 +18039 clk cpu0 IT (18003) 00011c3c:000010011c3c_NS d65f03c0 O EL1h_n : RET +18040 clk cpu0 IT (18004) 0001122c:00001001122c_NS f84107fe O EL1h_n : LDR x30,[sp],#0x10 +18040 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00011738 +18040 clk cpu0 R SP_EL1 0000000003700550 +18040 clk cpu0 R X30 0000000000011738 +18041 clk cpu0 IT (18005) 00011230:000010011230_NS d65f03c0 O EL1h_n : RET +18042 clk cpu0 IT (18006) 00011738:000010011738_NS f9402be8 O EL1h_n : LDR x8,[sp,#0x50] +18042 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_03071910 +18042 clk cpu0 R X8 0000000003071910 +18043 clk cpu0 IT (18007) 0001173c:00001001173c_NS f9000100 O EL1h_n : STR x0,[x8,#0] +18043 clk cpu0 MW8 03071910:000000871910_NS 00000000_23000000 +18043 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bb ALLOC 0x000010011740_NS +18043 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05d0 ALLOC 0x000010011740_NS +18044 clk cpu0 IT (18008) 00011740:000010011740_NS 3942bfe8 O EL1h_n : LDRB w8,[sp,#0xaf] +18044 clk cpu0 MR1 037005ff:000000f005ff_NS 01 +18044 clk cpu0 R X8 0000000000000001 +18045 clk cpu0 IT (18009) 00011744:000010011744_NS f9402be9 O EL1h_n : LDR x9,[sp,#0x50] +18045 clk cpu0 MR8 037005a0:000000f005a0_NS 00000000_03071910 +18045 clk cpu0 R X9 0000000003071910 +18046 clk cpu0 IT (18010) 00011748:000010011748_NS f940012a O EL1h_n : LDR x10,[x9,#0] +18046 clk cpu0 MR8 03071910:000000871910_NS 00000000_23000000 +18046 clk cpu0 R X10 0000000023000000 +18047 clk cpu0 IT (18011) 0001174c:00001001174c_NS 39000148 O EL1h_n : STRB w8,[x10,#0] +18047 clk cpu0 MW1 23000000:000016240000_NS 01 +18047 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000011f00000_NS +18047 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000016240000_NS +18047 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a CLEAN 0x000016240000_NS +18047 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a INVAL 0x000016240000_NS +18048 clk cpu0 IT (18012) 00011750:000010011750_NS 9102c3ea O EL1h_n : ADD x10,sp,#0xb0 +18048 clk cpu0 R X10 0000000003700600 +18049 clk cpu0 IT (18013) 00011754:000010011754_NS f9405beb O EL1h_n : LDR x11,[sp,#0xb0] +18049 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000010 +18049 clk cpu0 R X11 0000000023000010 +18050 clk cpu0 IT (18014) 00011758:000010011758_NS f90047eb O EL1h_n : STR x11,[sp,#0x88] +18050 clk cpu0 MW8 037005d8:000000f005d8_NS 00000000_23000010 +18051 clk cpu0 IT (18015) 0001175c:00001001175c_NS f9405feb O EL1h_n : LDR x11,[sp,#0xb8] +18051 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18051 clk cpu0 R X11 0000000003700700 +18052 clk cpu0 IT (18016) 00011760:000010011760_NS d280020c O EL1h_n : MOV x12,#0x10 +18052 clk cpu0 R X12 0000000000000010 +18053 clk cpu0 IT (18017) 00011764:000010011764_NS 52800008 O EL1h_n : MOV w8,#0 +18053 clk cpu0 R X8 0000000000000000 +18054 clk cpu0 IT (18018) 00011768:000010011768_NS 39004168 O EL1h_n : STRB w8,[x11,#0x10] +18054 clk cpu0 MW1 03700710:000000f00710_NS 00 +18054 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 CLEAN 0x000010800700_NS +18054 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 INVAL 0x000010800700_NS +18054 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0039 ALLOC 0x000000f00700_NS +18054 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c1 ALLOC 0x000010800700_NS +18054 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c2 CLEAN 0x000000f00700_NS +18054 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 01c2 INVAL 0x000000f00700_NS +18055 clk cpu0 IT (18019) 0001176c:00001001176c_NS f9405feb O EL1h_n : LDR x11,[sp,#0xb8] +18055 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18055 clk cpu0 R X11 0000000003700700 +18056 clk cpu0 IT (18020) 00011770:000010011770_NS 8b0c0161 O EL1h_n : ADD x1,x11,x12 +18056 clk cpu0 R X1 0000000003700710 +18057 clk cpu0 IT (18021) 00011774:000010011774_NS aa0a03e0 O EL1h_n : MOV x0,x10 +18057 clk cpu0 R X0 0000000003700600 +18058 clk cpu0 IT (18022) 00011778:000010011778_NS 5280002d O EL1h_n : MOV w13,#1 +18058 clk cpu0 R X13 0000000000000001 +18059 clk cpu0 IT (18023) 0001177c:00001001177c_NS 2a0d03e2 O EL1h_n : MOV w2,w13 +18059 clk cpu0 R X2 0000000000000001 +18059 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bc INVAL 0x000010015780 +18059 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bc ALLOC 0x000010011780_NS +18059 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05e0 ALLOC 0x000010011780_NS +18060 clk cpu0 IT (18024) 00011780:000010011780_NS f90027ea O EL1h_n : STR x10,[sp,#0x48] +18060 clk cpu0 MW8 03700598:000000f00598_NS 00000000_03700600 +18061 clk cpu0 IT (18025) 00011784:000010011784_NS f90023ec O EL1h_n : STR x12,[sp,#0x40] +18061 clk cpu0 MW8 03700590:000000f00590_NS 00000000_00000010 +18062 clk cpu0 IT (18026) 00011788:000010011788_NS b9003fe8 O EL1h_n : STR w8,[sp,#0x3c] +18062 clk cpu0 MW4 0370058c:000000f0058c_NS 00000000 +18063 clk cpu0 IT (18027) 0001178c:00001001178c_NS b9003bed O EL1h_n : STR w13,[sp,#0x38] +18063 clk cpu0 MW4 03700588:000000f00588_NS 00000001 +18064 clk cpu0 IT (18028) 00011790:000010011790_NS 97ffff92 O EL1h_n : BL 0x115d8 +18064 clk cpu0 R X30 0000000000011794 +18065 clk cpu0 IT (18029) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18065 clk cpu0 R SP_EL1 0000000003700530 +18066 clk cpu0 IT (18030) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18066 clk cpu0 R X8 0000000000000000 +18067 clk cpu0 IT (18031) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18067 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18068 clk cpu0 IT (18032) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18068 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700710 +18069 clk cpu0 IT (18033) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18069 clk cpu0 MW1 0370053f:000000f0053f_NS 01 +18070 clk cpu0 IT (18034) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18070 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18071 clk cpu0 IT (18035) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18071 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18071 clk cpu0 R X8 0000000000000000 +18072 clk cpu0 IT (18036) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18072 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18072 clk cpu0 R X9 0000000000000001 +18073 clk cpu0 IT (18037) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18073 clk cpu0 R cpsr 820003c5 +18074 clk cpu0 IT (18038) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18074 clk cpu0 R X8 0000000000000001 +18075 clk cpu0 IT (18039) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18076 clk cpu0 IT (18040) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18076 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700710 +18076 clk cpu0 R X8 0000000003700710 +18077 clk cpu0 IT (18041) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18077 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18077 clk cpu0 R X9 0000000000000000 +18078 clk cpu0 IT (18042) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18078 clk cpu0 R X10 0000000000000000 +18079 clk cpu0 IT (18043) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18079 clk cpu0 R X10 0000000000000000 +18080 clk cpu0 IT (18044) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18080 clk cpu0 R X8 0000000003700710 +18081 clk cpu0 IT (18045) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18081 clk cpu0 MR1 03700710:000000f00710_NS 00 +18081 clk cpu0 R X9 0000000000000000 +18082 clk cpu0 IT (18046) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18082 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18082 clk cpu0 R X8 0000000003700600 +18083 clk cpu0 IT (18047) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18083 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000010 +18083 clk cpu0 R X8 0000000023000010 +18084 clk cpu0 IT (18048) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18084 clk cpu0 MW1 23000010:000016240010_NS 00 +18085 clk cpu0 IT (18049) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18085 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18085 clk cpu0 R X8 0000000003700600 +18086 clk cpu0 IT (18050) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18086 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000010 +18086 clk cpu0 R X10 0000000023000010 +18087 clk cpu0 IT (18051) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18087 clk cpu0 R X11 0000000000000001 +18088 clk cpu0 IT (18052) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18088 clk cpu0 R X10 0000000023000011 +18089 clk cpu0 IT (18053) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18089 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000011 +18090 clk cpu0 IT (18054) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18090 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18090 clk cpu0 R X8 0000000000000000 +18091 clk cpu0 IT (18055) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18091 clk cpu0 R X8 0000000000000001 +18092 clk cpu0 IT (18056) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18092 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18093 clk cpu0 IT (18057) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18094 clk cpu0 IT (18058) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18094 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18094 clk cpu0 R X8 0000000000000001 +18095 clk cpu0 IT (18059) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18095 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18095 clk cpu0 R X9 0000000000000001 +18096 clk cpu0 IT (18060) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18096 clk cpu0 R cpsr 620003c5 +18097 clk cpu0 IT (18061) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18097 clk cpu0 R X8 0000000000000000 +18098 clk cpu0 IS (18062) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18099 clk cpu0 IT (18063) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18100 clk cpu0 IT (18064) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18100 clk cpu0 R SP_EL1 0000000003700550 +18101 clk cpu0 IT (18065) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18102 clk cpu0 IT (18066) 00011794:000010011794_NS 3942bfe8 O EL1h_n : LDRB w8,[sp,#0xaf] +18102 clk cpu0 MR1 037005ff:000000f005ff_NS 01 +18102 clk cpu0 R X8 0000000000000001 +18103 clk cpu0 IT (18067) 00011798:000010011798_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18103 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18103 clk cpu0 R X9 0000000003700700 +18104 clk cpu0 IT (18068) 0001179c:00001001179c_NS f94023ea O EL1h_n : LDR x10,[sp,#0x40] +18104 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000010 +18104 clk cpu0 R X10 0000000000000010 +18105 clk cpu0 IT (18069) 000117a0:0000100117a0_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18105 clk cpu0 R X9 0000000003700710 +18106 clk cpu0 IT (18070) 000117a4:0000100117a4_NS d280002b O EL1h_n : MOV x11,#1 +18106 clk cpu0 R X11 0000000000000001 +18107 clk cpu0 IT (18071) 000117a8:0000100117a8_NS 39000528 O EL1h_n : STRB w8,[x9,#1] +18107 clk cpu0 MW1 03700711:000000f00711_NS 01 +18108 clk cpu0 IT (18072) 000117ac:0000100117ac_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18108 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18108 clk cpu0 R X9 0000000003700700 +18109 clk cpu0 IT (18073) 000117b0:0000100117b0_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18109 clk cpu0 R X9 0000000003700710 +18110 clk cpu0 IT (18074) 000117b4:0000100117b4_NS 8b0b0121 O EL1h_n : ADD x1,x9,x11 +18110 clk cpu0 R X1 0000000003700711 +18111 clk cpu0 IT (18075) 000117b8:0000100117b8_NS f94027e0 O EL1h_n : LDR x0,[sp,#0x48] +18111 clk cpu0 MR8 03700598:000000f00598_NS 00000000_03700600 +18111 clk cpu0 R X0 0000000003700600 +18112 clk cpu0 IT (18076) 000117bc:0000100117bc_NS b9403be8 O EL1h_n : LDR w8,[sp,#0x38] +18112 clk cpu0 MR4 03700588:000000f00588_NS 00000001 +18112 clk cpu0 R X8 0000000000000001 +18112 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bf INVAL 0x00001003d7c0_NS +18112 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00bf ALLOC 0x0000100117c0_NS +18112 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 05f0 ALLOC 0x0000100117c0_NS +18113 clk cpu0 IT (18077) 000117c0:0000100117c0_NS 2a0803e2 O EL1h_n : MOV w2,w8 +18113 clk cpu0 R X2 0000000000000001 +18114 clk cpu0 IT (18078) 000117c4:0000100117c4_NS 97ffff85 O EL1h_n : BL 0x115d8 +18114 clk cpu0 R X30 00000000000117C8 +18115 clk cpu0 IT (18079) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18115 clk cpu0 R SP_EL1 0000000003700530 +18116 clk cpu0 IT (18080) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18116 clk cpu0 R X8 0000000000000000 +18117 clk cpu0 IT (18081) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18117 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18118 clk cpu0 IT (18082) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18118 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700711 +18119 clk cpu0 IT (18083) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18119 clk cpu0 MW1 0370053f:000000f0053f_NS 01 +18120 clk cpu0 IT (18084) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18120 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18121 clk cpu0 IT (18085) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18121 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18121 clk cpu0 R X8 0000000000000000 +18122 clk cpu0 IT (18086) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18122 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18122 clk cpu0 R X9 0000000000000001 +18123 clk cpu0 IT (18087) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18123 clk cpu0 R cpsr 820003c5 +18124 clk cpu0 IT (18088) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18124 clk cpu0 R X8 0000000000000001 +18125 clk cpu0 IT (18089) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18126 clk cpu0 IT (18090) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18126 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700711 +18126 clk cpu0 R X8 0000000003700711 +18127 clk cpu0 IT (18091) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18127 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18127 clk cpu0 R X9 0000000000000000 +18128 clk cpu0 IT (18092) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18128 clk cpu0 R X10 0000000000000000 +18129 clk cpu0 IT (18093) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18129 clk cpu0 R X10 0000000000000000 +18130 clk cpu0 IT (18094) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18130 clk cpu0 R X8 0000000003700711 +18131 clk cpu0 IT (18095) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18131 clk cpu0 MR1 03700711:000000f00711_NS 01 +18131 clk cpu0 R X9 0000000000000001 +18132 clk cpu0 IT (18096) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18132 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18132 clk cpu0 R X8 0000000003700600 +18133 clk cpu0 IT (18097) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18133 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000011 +18133 clk cpu0 R X8 0000000023000011 +18134 clk cpu0 IT (18098) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18134 clk cpu0 MW1 23000011:000016240011_NS 01 +18135 clk cpu0 IT (18099) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18135 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18135 clk cpu0 R X8 0000000003700600 +18136 clk cpu0 IT (18100) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18136 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000011 +18136 clk cpu0 R X10 0000000023000011 +18137 clk cpu0 IT (18101) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18137 clk cpu0 R X11 0000000000000001 +18138 clk cpu0 IT (18102) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18138 clk cpu0 R X10 0000000023000012 +18139 clk cpu0 IT (18103) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18139 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000012 +18140 clk cpu0 IT (18104) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18140 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18140 clk cpu0 R X8 0000000000000000 +18141 clk cpu0 IT (18105) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18141 clk cpu0 R X8 0000000000000001 +18142 clk cpu0 IT (18106) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18142 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18143 clk cpu0 IT (18107) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18144 clk cpu0 IT (18108) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18144 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18144 clk cpu0 R X8 0000000000000001 +18145 clk cpu0 IT (18109) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18145 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18145 clk cpu0 R X9 0000000000000001 +18146 clk cpu0 IT (18110) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18146 clk cpu0 R cpsr 620003c5 +18147 clk cpu0 IT (18111) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18147 clk cpu0 R X8 0000000000000000 +18148 clk cpu0 IS (18112) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18149 clk cpu0 IT (18113) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18150 clk cpu0 IT (18114) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18150 clk cpu0 R SP_EL1 0000000003700550 +18151 clk cpu0 IT (18115) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18152 clk cpu0 IT (18116) 000117c8:0000100117c8_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18152 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18152 clk cpu0 R X9 0000000003700700 +18153 clk cpu0 IT (18117) 000117cc:0000100117cc_NS f94023ea O EL1h_n : LDR x10,[sp,#0x40] +18153 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000010 +18153 clk cpu0 R X10 0000000000000010 +18154 clk cpu0 IT (18118) 000117d0:0000100117d0_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18154 clk cpu0 R X9 0000000003700710 +18155 clk cpu0 IT (18119) 000117d4:0000100117d4_NS d280004b O EL1h_n : MOV x11,#2 +18155 clk cpu0 R X11 0000000000000002 +18156 clk cpu0 IT (18120) 000117d8:0000100117d8_NS b9403fe8 O EL1h_n : LDR w8,[sp,#0x3c] +18156 clk cpu0 MR4 0370058c:000000f0058c_NS 00000000 +18156 clk cpu0 R X8 0000000000000000 +18157 clk cpu0 IT (18121) 000117dc:0000100117dc_NS 39000928 O EL1h_n : STRB w8,[x9,#2] +18157 clk cpu0 MW1 03700712:000000f00712_NS 00 +18158 clk cpu0 IT (18122) 000117e0:0000100117e0_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18158 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18158 clk cpu0 R X9 0000000003700700 +18159 clk cpu0 IT (18123) 000117e4:0000100117e4_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18159 clk cpu0 R X9 0000000003700710 +18160 clk cpu0 IT (18124) 000117e8:0000100117e8_NS 8b0b0121 O EL1h_n : ADD x1,x9,x11 +18160 clk cpu0 R X1 0000000003700712 +18161 clk cpu0 IT (18125) 000117ec:0000100117ec_NS f94027e0 O EL1h_n : LDR x0,[sp,#0x48] +18161 clk cpu0 MR8 03700598:000000f00598_NS 00000000_03700600 +18161 clk cpu0 R X0 0000000003700600 +18162 clk cpu0 IT (18126) 000117f0:0000100117f0_NS b9403bed O EL1h_n : LDR w13,[sp,#0x38] +18162 clk cpu0 MR4 03700588:000000f00588_NS 00000001 +18162 clk cpu0 R X13 0000000000000001 +18163 clk cpu0 IT (18127) 000117f4:0000100117f4_NS 2a0d03e2 O EL1h_n : MOV w2,w13 +18163 clk cpu0 R X2 0000000000000001 +18164 clk cpu0 IT (18128) 000117f8:0000100117f8_NS 97ffff78 O EL1h_n : BL 0x115d8 +18164 clk cpu0 R X30 00000000000117FC +18165 clk cpu0 IT (18129) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18165 clk cpu0 R SP_EL1 0000000003700530 +18166 clk cpu0 IT (18130) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18166 clk cpu0 R X8 0000000000000000 +18167 clk cpu0 IT (18131) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18167 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18168 clk cpu0 IT (18132) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18168 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700712 +18169 clk cpu0 IT (18133) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18169 clk cpu0 MW1 0370053f:000000f0053f_NS 01 +18170 clk cpu0 IT (18134) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18170 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18171 clk cpu0 IT (18135) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18171 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18171 clk cpu0 R X8 0000000000000000 +18172 clk cpu0 IT (18136) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18172 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18172 clk cpu0 R X9 0000000000000001 +18173 clk cpu0 IT (18137) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18173 clk cpu0 R cpsr 820003c5 +18174 clk cpu0 IT (18138) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18174 clk cpu0 R X8 0000000000000001 +18175 clk cpu0 IT (18139) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18176 clk cpu0 IT (18140) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18176 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700712 +18176 clk cpu0 R X8 0000000003700712 +18177 clk cpu0 IT (18141) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18177 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18177 clk cpu0 R X9 0000000000000000 +18178 clk cpu0 IT (18142) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18178 clk cpu0 R X10 0000000000000000 +18179 clk cpu0 IT (18143) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18179 clk cpu0 R X10 0000000000000000 +18180 clk cpu0 IT (18144) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18180 clk cpu0 R X8 0000000003700712 +18181 clk cpu0 IT (18145) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18181 clk cpu0 MR1 03700712:000000f00712_NS 00 +18181 clk cpu0 R X9 0000000000000000 +18182 clk cpu0 IT (18146) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18182 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18182 clk cpu0 R X8 0000000003700600 +18183 clk cpu0 IT (18147) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18183 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000012 +18183 clk cpu0 R X8 0000000023000012 +18184 clk cpu0 IT (18148) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18184 clk cpu0 MW1 23000012:000016240012_NS 00 +18185 clk cpu0 IT (18149) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18185 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18185 clk cpu0 R X8 0000000003700600 +18186 clk cpu0 IT (18150) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18186 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000012 +18186 clk cpu0 R X10 0000000023000012 +18187 clk cpu0 IT (18151) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18187 clk cpu0 R X11 0000000000000001 +18188 clk cpu0 IT (18152) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18188 clk cpu0 R X10 0000000023000013 +18189 clk cpu0 IT (18153) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18189 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000013 +18190 clk cpu0 IT (18154) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18190 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18190 clk cpu0 R X8 0000000000000000 +18191 clk cpu0 IT (18155) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18191 clk cpu0 R X8 0000000000000001 +18192 clk cpu0 IT (18156) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18192 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18193 clk cpu0 IT (18157) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18194 clk cpu0 IT (18158) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18194 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18194 clk cpu0 R X8 0000000000000001 +18195 clk cpu0 IT (18159) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18195 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18195 clk cpu0 R X9 0000000000000001 +18196 clk cpu0 IT (18160) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18196 clk cpu0 R cpsr 620003c5 +18197 clk cpu0 IT (18161) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18197 clk cpu0 R X8 0000000000000000 +18198 clk cpu0 IS (18162) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18199 clk cpu0 IT (18163) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18200 clk cpu0 IT (18164) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18200 clk cpu0 R SP_EL1 0000000003700550 +18201 clk cpu0 IT (18165) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18202 clk cpu0 IT (18166) 000117fc:0000100117fc_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18202 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18202 clk cpu0 R X9 0000000003700700 +18202 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 INVAL 0x000010015800 +18202 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c0 ALLOC 0x000010011800_NS +18202 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0600 ALLOC 0x000010011800_NS +18203 clk cpu0 IT (18167) 00011800:000010011800_NS f94023ea O EL1h_n : LDR x10,[sp,#0x40] +18203 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000010 +18203 clk cpu0 R X10 0000000000000010 +18204 clk cpu0 IT (18168) 00011804:000010011804_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18204 clk cpu0 R X9 0000000003700710 +18205 clk cpu0 IT (18169) 00011808:000010011808_NS d280006b O EL1h_n : MOV x11,#3 +18205 clk cpu0 R X11 0000000000000003 +18206 clk cpu0 IT (18170) 0001180c:00001001180c_NS b9403fe8 O EL1h_n : LDR w8,[sp,#0x3c] +18206 clk cpu0 MR4 0370058c:000000f0058c_NS 00000000 +18206 clk cpu0 R X8 0000000000000000 +18207 clk cpu0 IT (18171) 00011810:000010011810_NS 39000d28 O EL1h_n : STRB w8,[x9,#3] +18207 clk cpu0 MW1 03700713:000000f00713_NS 00 +18208 clk cpu0 IT (18172) 00011814:000010011814_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +18208 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18208 clk cpu0 R X9 0000000003700700 +18209 clk cpu0 IT (18173) 00011818:000010011818_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +18209 clk cpu0 R X9 0000000003700710 +18210 clk cpu0 IT (18174) 0001181c:00001001181c_NS 8b0b0121 O EL1h_n : ADD x1,x9,x11 +18210 clk cpu0 R X1 0000000003700713 +18211 clk cpu0 IT (18175) 00011820:000010011820_NS f94027e0 O EL1h_n : LDR x0,[sp,#0x48] +18211 clk cpu0 MR8 03700598:000000f00598_NS 00000000_03700600 +18211 clk cpu0 R X0 0000000003700600 +18212 clk cpu0 IT (18176) 00011824:000010011824_NS b9403be2 O EL1h_n : LDR w2,[sp,#0x38] +18212 clk cpu0 MR4 03700588:000000f00588_NS 00000001 +18212 clk cpu0 R X2 0000000000000001 +18213 clk cpu0 IT (18177) 00011828:000010011828_NS 97ffff6c O EL1h_n : BL 0x115d8 +18213 clk cpu0 R X30 000000000001182C +18214 clk cpu0 IT (18178) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18214 clk cpu0 R SP_EL1 0000000003700530 +18215 clk cpu0 IT (18179) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18215 clk cpu0 R X8 0000000000000000 +18216 clk cpu0 IT (18180) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18216 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18217 clk cpu0 IT (18181) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18217 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700713 +18218 clk cpu0 IT (18182) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18218 clk cpu0 MW1 0370053f:000000f0053f_NS 01 +18219 clk cpu0 IT (18183) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18219 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18220 clk cpu0 IT (18184) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18220 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18220 clk cpu0 R X8 0000000000000000 +18221 clk cpu0 IT (18185) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18221 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18221 clk cpu0 R X9 0000000000000001 +18222 clk cpu0 IT (18186) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18222 clk cpu0 R cpsr 820003c5 +18223 clk cpu0 IT (18187) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18223 clk cpu0 R X8 0000000000000001 +18224 clk cpu0 IT (18188) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18225 clk cpu0 IT (18189) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18225 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700713 +18225 clk cpu0 R X8 0000000003700713 +18226 clk cpu0 IT (18190) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18226 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18226 clk cpu0 R X9 0000000000000000 +18227 clk cpu0 IT (18191) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18227 clk cpu0 R X10 0000000000000000 +18228 clk cpu0 IT (18192) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18228 clk cpu0 R X10 0000000000000000 +18229 clk cpu0 IT (18193) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18229 clk cpu0 R X8 0000000003700713 +18230 clk cpu0 IT (18194) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18230 clk cpu0 MR1 03700713:000000f00713_NS 00 +18230 clk cpu0 R X9 0000000000000000 +18231 clk cpu0 IT (18195) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18231 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18231 clk cpu0 R X8 0000000003700600 +18232 clk cpu0 IT (18196) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18232 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000013 +18232 clk cpu0 R X8 0000000023000013 +18233 clk cpu0 IT (18197) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18233 clk cpu0 MW1 23000013:000016240013_NS 00 +18234 clk cpu0 IT (18198) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18234 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18234 clk cpu0 R X8 0000000003700600 +18235 clk cpu0 IT (18199) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18235 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000013 +18235 clk cpu0 R X10 0000000023000013 +18236 clk cpu0 IT (18200) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18236 clk cpu0 R X11 0000000000000001 +18237 clk cpu0 IT (18201) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18237 clk cpu0 R X10 0000000023000014 +18238 clk cpu0 IT (18202) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18238 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000014 +18239 clk cpu0 IT (18203) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18239 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18239 clk cpu0 R X8 0000000000000000 +18240 clk cpu0 IT (18204) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18240 clk cpu0 R X8 0000000000000001 +18241 clk cpu0 IT (18205) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18241 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18242 clk cpu0 IT (18206) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18243 clk cpu0 IT (18207) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18243 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18243 clk cpu0 R X8 0000000000000001 +18244 clk cpu0 IT (18208) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18244 clk cpu0 MR1 0370053f:000000f0053f_NS 01 +18244 clk cpu0 R X9 0000000000000001 +18245 clk cpu0 IT (18209) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18245 clk cpu0 R cpsr 620003c5 +18246 clk cpu0 IT (18210) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18246 clk cpu0 R X8 0000000000000000 +18247 clk cpu0 IS (18211) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18248 clk cpu0 IT (18212) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18249 clk cpu0 IT (18213) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18249 clk cpu0 R SP_EL1 0000000003700550 +18250 clk cpu0 IT (18214) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18251 clk cpu0 IT (18215) 0001182c:00001001182c_NS f9404fe0 O EL1h_n : LDR x0,[sp,#0x98] +18251 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000000 +18251 clk cpu0 R X0 0000000000000000 +18252 clk cpu0 IT (18216) 00011830:000010011830_NS f9404be1 O EL1h_n : LDR x1,[sp,#0x90] +18252 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000001 +18252 clk cpu0 R X1 0000000000000001 +18253 clk cpu0 IT (18217) 00011834:000010011834_NS 94024ce6 O EL1h_n : BL 0xa4bcc +18253 clk cpu0 R X30 0000000000011838 +18254 clk cpu0 IT (18218) 000a4bcc:0000100a4bcc_NS f100041f O EL1h_n : CMP x0,#1 +18254 clk cpu0 R cpsr 820003c5 +18255 clk cpu0 IT (18219) 000a4bd0:0000100a4bd0_NS 5400006b O EL1h_n : B.LT 0xa4bdc +18256 clk cpu0 IT (18220) 000a4bdc:0000100a4bdc_NS d28000e0 O EL1h_n : MOV x0,#7 +18256 clk cpu0 R X0 0000000000000007 +18257 clk cpu0 IT (18221) 000a4be0:0000100a4be0_NS f2a00580 O EL1h_n : MOVK x0,#0x2c,LSL #16 +18257 clk cpu0 R X0 00000000002C0007 +18258 clk cpu0 IT (18222) 000a4be4:0000100a4be4_NS aa0103e2 O EL1h_n : MOV x2,x1 +18258 clk cpu0 R X2 0000000000000001 +18259 clk cpu0 IT (18223) 000a4be8:0000100a4be8_NS d40000e1 O EL1h_n : SVC #7 +18259 clk cpu0 E 000a4be8:0000100a4be8_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +18259 clk cpu0 R cpsr 820003c5 +18259 clk cpu0 R PMBIDR_EL1 00000030 +18259 clk cpu0 R ESR_EL1 56000007 +18259 clk cpu0 R SPSR_EL1 820003c5 +18259 clk cpu0 R TRBIDR_EL1 000000000000002b +18259 clk cpu0 R ELR_EL1 00000000000a4bec +18260 clk cpu0 IT (18224) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +18261 clk cpu0 IT (18225) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +18261 clk cpu0 R SP_EL1 0000000003700450 +18262 clk cpu0 IT (18226) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +18262 clk cpu0 MW8 03700450:000000f00450_NS 00000000_002c0007 +18262 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00000001 +18263 clk cpu0 IT (18227) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +18263 clk cpu0 R X0 0000000056000007 +18264 clk cpu0 IT (18228) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +18264 clk cpu0 R X1 0000000000000015 +18265 clk cpu0 IT (18229) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +18265 clk cpu0 R cpsr 620003c5 +18266 clk cpu0 IT (18230) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +18267 clk cpu0 IT (18231) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +18267 clk cpu0 R X1 0000000000000007 +18268 clk cpu0 IT (18232) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +18268 clk cpu0 R cpsr 220003c5 +18269 clk cpu0 IS (18233) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +18270 clk cpu0 IT (18234) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +18270 clk cpu0 R cpsr 820003c5 +18271 clk cpu0 IS (18235) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +18272 clk cpu0 IT (18236) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +18272 clk cpu0 R cpsr 820003c5 +18273 clk cpu0 IS (18237) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +18274 clk cpu0 IT (18238) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +18274 clk cpu0 R cpsr 620003c5 +18275 clk cpu0 IT (18239) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +18276 clk cpu0 IT (18240) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +18276 clk cpu0 MR8 03700450:000000f00450_NS 00000000_002c0007 +18276 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00000001 +18276 clk cpu0 R X0 00000000002C0007 +18276 clk cpu0 R X1 0000000000000001 +18277 clk cpu0 IT (18241) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +18277 clk cpu0 R SP_EL1 0000000003700550 +18278 clk cpu0 IT (18242) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +18278 clk cpu0 R cpsr 820003c5 +18279 clk cpu0 IT (18243) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +18280 clk cpu0 IT (18244) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +18280 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +18280 clk cpu0 MW8 03700548:000000f00548_NS f800f800_f800f800 +18280 clk cpu0 R SP_EL1 0000000003700540 +18281 clk cpu0 IT (18245) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +18281 clk cpu0 MW8 03700530:000000f00530_NS 00000000_002c0007 +18281 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00000001 +18281 clk cpu0 R SP_EL1 0000000003700530 +18282 clk cpu0 IT (18246) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +18282 clk cpu0 R X5 0000000000000000 +18283 clk cpu0 IT (18247) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +18283 clk cpu0 R X1 0000000000000000 +18284 clk cpu0 IT (18248) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +18284 clk cpu0 R cpsr 820003c5 +18285 clk cpu0 IT (18249) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +18285 clk cpu0 MR8 03700530:000000f00530_NS 00000000_002c0007 +18285 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00000001 +18285 clk cpu0 R SP_EL1 0000000003700540 +18285 clk cpu0 R X0 00000000002C0007 +18285 clk cpu0 R X1 0000000000000001 +18286 clk cpu0 IT (18250) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +18287 clk cpu0 IT (18251) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +18287 clk cpu0 MW8 03700530:000000f00530_NS 00000000_90000000 +18287 clk cpu0 MW8 03700538:000000f00538_NS 03ff8000_03ff8000 +18287 clk cpu0 R SP_EL1 0000000003700530 +18288 clk cpu0 IT (18252) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +18288 clk cpu0 R X6 0000000000000001 +18289 clk cpu0 IT (18253) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +18289 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00000001 +18289 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000001 +18289 clk cpu0 R SP_EL1 0000000003700520 +18290 clk cpu0 IT (18254) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +18290 clk cpu0 MW8 03700510:000000f00510_NS ffffffff_fe00000f +18290 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00011838 +18290 clk cpu0 R SP_EL1 0000000003700510 +18291 clk cpu0 IT (18255) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +18291 clk cpu0 R X3 0000000000000000 +18292 clk cpu0 IT (18256) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +18292 clk cpu0 R cpsr 820003c5 +18293 clk cpu0 IS (18257) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +18294 clk cpu0 IT (18258) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +18294 clk cpu0 R X3 0000000000000000 +18295 clk cpu0 IT (18259) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +18295 clk cpu0 R cpsr 820003c5 +18296 clk cpu0 IS (18260) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +18297 clk cpu0 IT (18261) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +18297 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +18297 clk cpu0 R X2 0000000000035A00 +18298 clk cpu0 IT (18262) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +18299 clk cpu0 IT (18263) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +18299 clk cpu0 R X3 0000000000000058 +18300 clk cpu0 IT (18264) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +18300 clk cpu0 R X3 0000000000000058 +18301 clk cpu0 IT (18265) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +18301 clk cpu0 R X3 00000000000002C0 +18302 clk cpu0 IT (18266) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +18302 clk cpu0 R X2 0000000000035CC0 +18303 clk cpu0 IT (18267) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +18303 clk cpu0 MR8 00035cc0:000010035cc0_NS 00000000_00036de4 +18303 clk cpu0 R X4 0000000000036DE4 +18304 clk cpu0 IT (18268) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +18304 clk cpu0 R cpsr 82000bc5 +18304 clk cpu0 R X30 0000000000035990 +18305 clk cpu0 IT (18269) 00036de4:000010036de4_NS d5389b20 O EL1h_n : MRS x0,s3_0_c9_c11_1 +18305 clk cpu0 R cpsr 820003c5 +18305 clk cpu0 R X0 0000000023002399 +18306 clk cpu0 IT (18270) 00036de8:000010036de8_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +18306 clk cpu0 R cpsr 820003c5 +18307 clk cpu0 IT (18271) 00036dec:000010036dec_NS 54000041 O EL1h_n : B.NE 0x36df4 +18308 clk cpu0 IT (18272) 00036df4:000010036df4_NS d65f03c0 O EL1h_n : RET +18309 clk cpu0 IT (18273) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +18309 clk cpu0 MR8 03700510:000000f00510_NS ffffffff_fe00000f +18309 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00011838 +18309 clk cpu0 R SP_EL1 0000000003700520 +18309 clk cpu0 R X29 FFFFFFFFFE00000F +18309 clk cpu0 R X30 0000000000011838 +18310 clk cpu0 IT (18274) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +18310 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00000001 +18310 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000001 +18310 clk cpu0 R SP_EL1 0000000003700530 +18310 clk cpu0 R X2 0000000000000001 +18310 clk cpu0 R X3 0000000000000001 +18311 clk cpu0 IT (18275) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +18311 clk cpu0 MR8 03700530:000000f00530_NS 00000000_90000000 +18311 clk cpu0 MR8 03700538:000000f00538_NS 03ff8000_03ff8000 +18311 clk cpu0 R SP_EL1 0000000003700540 +18311 clk cpu0 R X6 0000000090000000 +18311 clk cpu0 R X7 03FF800003FF8000 +18312 clk cpu0 IT (18276) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +18312 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00000000 +18312 clk cpu0 MR8 03700548:000000f00548_NS f800f800_f800f800 +18312 clk cpu0 R SP_EL1 0000000003700550 +18312 clk cpu0 R X4 0000000000000000 +18312 clk cpu0 R X5 F800F800F800F800 +18313 clk cpu0 IT (18277) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +18313 clk cpu0 R cpsr 820003c5 +18313 clk cpu0 R PMBIDR_EL1 00000030 +18313 clk cpu0 R TRBIDR_EL1 000000000000002b +18314 clk cpu0 IT (18278) 000a4bec:0000100a4bec_NS d65f03c0 O EL1h_n : RET +18315 clk cpu0 IT (18279) 00011838:000010011838_NS f9404fe9 O EL1h_n : LDR x9,[sp,#0x98] +18315 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000000 +18315 clk cpu0 R X9 0000000000000000 +18316 clk cpu0 IT (18280) 0001183c:00001001183c_NS f9404be1 O EL1h_n : LDR x1,[sp,#0x90] +18316 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000001 +18316 clk cpu0 R X1 0000000000000001 +18316 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c3 INVAL 0x000010035840_NS +18316 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c3 ALLOC 0x000010011840_NS +18316 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0610 ALLOC 0x000010011840_NS +18317 clk cpu0 IT (18281) 00011840:000010011840_NS f9001be0 O EL1h_n : STR x0,[sp,#0x30] +18317 clk cpu0 MW8 03700580:000000f00580_NS 00000000_23002399 +18318 clk cpu0 IT (18282) 00011844:000010011844_NS aa0903e0 O EL1h_n : MOV x0,x9 +18318 clk cpu0 R X0 0000000000000000 +18319 clk cpu0 IT (18283) 00011848:000010011848_NS 94024cfb O EL1h_n : BL 0xa4c34 +18319 clk cpu0 R X30 000000000001184C +18320 clk cpu0 IT (18284) 000a4c34:0000100a4c34_NS f100041f O EL1h_n : CMP x0,#1 +18320 clk cpu0 R cpsr 820003c5 +18321 clk cpu0 IT (18285) 000a4c38:0000100a4c38_NS 5400006b O EL1h_n : B.LT 0xa4c44 +18322 clk cpu0 IT (18286) 000a4c44:0000100a4c44_NS d28000e0 O EL1h_n : MOV x0,#7 +18322 clk cpu0 R X0 0000000000000007 +18323 clk cpu0 IT (18287) 000a4c48:0000100a4c48_NS f2a005a0 O EL1h_n : MOVK x0,#0x2d,LSL #16 +18323 clk cpu0 R X0 00000000002D0007 +18324 clk cpu0 IT (18288) 000a4c4c:0000100a4c4c_NS aa0103e2 O EL1h_n : MOV x2,x1 +18324 clk cpu0 R X2 0000000000000001 +18325 clk cpu0 IT (18289) 000a4c50:0000100a4c50_NS d40000e1 O EL1h_n : SVC #7 +18325 clk cpu0 E 000a4c50:0000100a4c50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +18325 clk cpu0 R cpsr 820003c5 +18325 clk cpu0 R PMBIDR_EL1 00000030 +18325 clk cpu0 R ESR_EL1 56000007 +18325 clk cpu0 R SPSR_EL1 820003c5 +18325 clk cpu0 R TRBIDR_EL1 000000000000002b +18325 clk cpu0 R ELR_EL1 00000000000a4c54 +18326 clk cpu0 IT (18290) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +18327 clk cpu0 IT (18291) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +18327 clk cpu0 R SP_EL1 0000000003700450 +18328 clk cpu0 IT (18292) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +18328 clk cpu0 MW8 03700450:000000f00450_NS 00000000_002d0007 +18328 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00000001 +18329 clk cpu0 IT (18293) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +18329 clk cpu0 R X0 0000000056000007 +18330 clk cpu0 IT (18294) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +18330 clk cpu0 R X1 0000000000000015 +18331 clk cpu0 IT (18295) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +18331 clk cpu0 R cpsr 620003c5 +18332 clk cpu0 IT (18296) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +18333 clk cpu0 IT (18297) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +18333 clk cpu0 R X1 0000000000000007 +18334 clk cpu0 IT (18298) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +18334 clk cpu0 R cpsr 220003c5 +18335 clk cpu0 IS (18299) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +18336 clk cpu0 IT (18300) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +18336 clk cpu0 R cpsr 820003c5 +18337 clk cpu0 IS (18301) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +18338 clk cpu0 IT (18302) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +18338 clk cpu0 R cpsr 820003c5 +18339 clk cpu0 IS (18303) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +18339 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 INVAL 0x000010015840 +18339 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x000010035840_NS +18340 clk cpu0 IT (18304) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +18340 clk cpu0 R cpsr 620003c5 +18341 clk cpu0 IT (18305) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +18342 clk cpu0 IT (18306) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +18342 clk cpu0 MR8 03700450:000000f00450_NS 00000000_002d0007 +18342 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00000001 +18342 clk cpu0 R X0 00000000002D0007 +18342 clk cpu0 R X1 0000000000000001 +18343 clk cpu0 IT (18307) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +18343 clk cpu0 R SP_EL1 0000000003700550 +18344 clk cpu0 IT (18308) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +18344 clk cpu0 R cpsr 820003c5 +18345 clk cpu0 IT (18309) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +18346 clk cpu0 IT (18310) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +18346 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +18346 clk cpu0 MW8 03700548:000000f00548_NS f800f800_f800f800 +18346 clk cpu0 R SP_EL1 0000000003700540 +18347 clk cpu0 IT (18311) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +18347 clk cpu0 MW8 03700530:000000f00530_NS 00000000_002d0007 +18347 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00000001 +18347 clk cpu0 R SP_EL1 0000000003700530 +18348 clk cpu0 IT (18312) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +18348 clk cpu0 R X5 0000000000000000 +18349 clk cpu0 IT (18313) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +18349 clk cpu0 R X1 0000000000000000 +18350 clk cpu0 IT (18314) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +18350 clk cpu0 R cpsr 820003c5 +18351 clk cpu0 IT (18315) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +18351 clk cpu0 MR8 03700530:000000f00530_NS 00000000_002d0007 +18351 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00000001 +18351 clk cpu0 R SP_EL1 0000000003700540 +18351 clk cpu0 R X0 00000000002D0007 +18351 clk cpu0 R X1 0000000000000001 +18352 clk cpu0 IT (18316) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +18353 clk cpu0 IT (18317) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +18353 clk cpu0 MW8 03700530:000000f00530_NS 00000000_90000000 +18353 clk cpu0 MW8 03700538:000000f00538_NS 03ff8000_03ff8000 +18353 clk cpu0 R SP_EL1 0000000003700530 +18354 clk cpu0 IT (18318) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +18354 clk cpu0 R X6 0000000000000001 +18355 clk cpu0 IT (18319) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +18355 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00000001 +18355 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000001 +18355 clk cpu0 R SP_EL1 0000000003700520 +18356 clk cpu0 IT (18320) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +18356 clk cpu0 MW8 03700510:000000f00510_NS ffffffff_fe00000f +18356 clk cpu0 MW8 03700518:000000f00518_NS 00000000_0001184c +18356 clk cpu0 R SP_EL1 0000000003700510 +18357 clk cpu0 IT (18321) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +18357 clk cpu0 R X3 0000000000000000 +18358 clk cpu0 IT (18322) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +18358 clk cpu0 R cpsr 820003c5 +18359 clk cpu0 IS (18323) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +18360 clk cpu0 IT (18324) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +18360 clk cpu0 R X3 0000000000000000 +18361 clk cpu0 IT (18325) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +18361 clk cpu0 R cpsr 820003c5 +18362 clk cpu0 IS (18326) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +18363 clk cpu0 IT (18327) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +18363 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +18363 clk cpu0 R X2 0000000000035A00 +18364 clk cpu0 IT (18328) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +18365 clk cpu0 IT (18329) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +18365 clk cpu0 R X3 000000000000005A +18366 clk cpu0 IT (18330) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +18366 clk cpu0 R X3 000000000000005A +18367 clk cpu0 IT (18331) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +18367 clk cpu0 R X3 00000000000002D0 +18368 clk cpu0 IT (18332) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +18368 clk cpu0 R X2 0000000000035CD0 +18369 clk cpu0 IT (18333) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +18369 clk cpu0 MR8 00035cd0:000010035cd0_NS 00000000_00036e1c +18369 clk cpu0 R X4 0000000000036E1C +18370 clk cpu0 IT (18334) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +18370 clk cpu0 R cpsr 82000bc5 +18370 clk cpu0 R X30 0000000000035990 +18371 clk cpu0 IT (18335) 00036e1c:000010036e1c_NS d5389b40 O EL1h_n : MRS x0,s3_0_c9_c11_2 +18371 clk cpu0 R cpsr 820003c5 +18371 clk cpu0 R X0 0000000023002000 +18372 clk cpu0 IT (18336) 00036e20:000010036e20_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +18372 clk cpu0 R cpsr 820003c5 +18373 clk cpu0 IT (18337) 00036e24:000010036e24_NS 54000041 O EL1h_n : B.NE 0x36e2c +18374 clk cpu0 IT (18338) 00036e2c:000010036e2c_NS d65f03c0 O EL1h_n : RET +18375 clk cpu0 IT (18339) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +18375 clk cpu0 MR8 03700510:000000f00510_NS ffffffff_fe00000f +18375 clk cpu0 MR8 03700518:000000f00518_NS 00000000_0001184c +18375 clk cpu0 R SP_EL1 0000000003700520 +18375 clk cpu0 R X29 FFFFFFFFFE00000F +18375 clk cpu0 R X30 000000000001184C +18376 clk cpu0 IT (18340) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +18376 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00000001 +18376 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000001 +18376 clk cpu0 R SP_EL1 0000000003700530 +18376 clk cpu0 R X2 0000000000000001 +18376 clk cpu0 R X3 0000000000000001 +18377 clk cpu0 IT (18341) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +18377 clk cpu0 MR8 03700530:000000f00530_NS 00000000_90000000 +18377 clk cpu0 MR8 03700538:000000f00538_NS 03ff8000_03ff8000 +18377 clk cpu0 R SP_EL1 0000000003700540 +18377 clk cpu0 R X6 0000000090000000 +18377 clk cpu0 R X7 03FF800003FF8000 +18378 clk cpu0 IT (18342) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +18378 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00000000 +18378 clk cpu0 MR8 03700548:000000f00548_NS f800f800_f800f800 +18378 clk cpu0 R SP_EL1 0000000003700550 +18378 clk cpu0 R X4 0000000000000000 +18378 clk cpu0 R X5 F800F800F800F800 +18379 clk cpu0 IT (18343) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +18379 clk cpu0 R cpsr 820003c5 +18379 clk cpu0 R PMBIDR_EL1 00000030 +18379 clk cpu0 R TRBIDR_EL1 000000000000002b +18380 clk cpu0 IT (18344) 000a4c54:0000100a4c54_NS d65f03c0 O EL1h_n : RET +18381 clk cpu0 IT (18345) 0001184c:00001001184c_NS f9401be9 O EL1h_n : LDR x9,[sp,#0x30] +18381 clk cpu0 MR8 03700580:000000f00580_NS 00000000_23002399 +18381 clk cpu0 R X9 0000000023002399 +18382 clk cpu0 IT (18346) 00011850:000010011850_NS eb00012a O EL1h_n : SUBS x10,x9,x0 +18382 clk cpu0 R cpsr 220003c5 +18382 clk cpu0 R X10 0000000000000399 +18383 clk cpu0 IT (18347) 00011854:000010011854_NS f9405feb O EL1h_n : LDR x11,[sp,#0xb8] +18383 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18383 clk cpu0 R X11 0000000003700700 +18384 clk cpu0 IT (18348) 00011858:000010011858_NS f94023ec O EL1h_n : LDR x12,[sp,#0x40] +18384 clk cpu0 MR8 03700590:000000f00590_NS 00000000_00000010 +18384 clk cpu0 R X12 0000000000000010 +18385 clk cpu0 IT (18349) 0001185c:00001001185c_NS 8b0c016b O EL1h_n : ADD x11,x11,x12 +18385 clk cpu0 R X11 0000000003700710 +18386 clk cpu0 IT (18350) 00011860:000010011860_NS d280008e O EL1h_n : MOV x14,#4 +18386 clk cpu0 R X14 0000000000000004 +18387 clk cpu0 IT (18351) 00011864:000010011864_NS 7900096a O EL1h_n : STRH w10,[x11,#4] +18387 clk cpu0 MW2 03700714:000000f00714_NS 0399 +18388 clk cpu0 IT (18352) 00011868:000010011868_NS f9405feb O EL1h_n : LDR x11,[sp,#0xb8] +18388 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18388 clk cpu0 R X11 0000000003700700 +18389 clk cpu0 IT (18353) 0001186c:00001001186c_NS 8b0c016b O EL1h_n : ADD x11,x11,x12 +18389 clk cpu0 R X11 0000000003700710 +18390 clk cpu0 IT (18354) 00011870:000010011870_NS 8b0e0161 O EL1h_n : ADD x1,x11,x14 +18390 clk cpu0 R X1 0000000003700714 +18391 clk cpu0 IT (18355) 00011874:000010011874_NS f94027e0 O EL1h_n : LDR x0,[sp,#0x48] +18391 clk cpu0 MR8 03700598:000000f00598_NS 00000000_03700600 +18391 clk cpu0 R X0 0000000003700600 +18392 clk cpu0 IT (18356) 00011878:000010011878_NS 52800042 O EL1h_n : MOV w2,#2 +18392 clk cpu0 R X2 0000000000000002 +18393 clk cpu0 IT (18357) 0001187c:00001001187c_NS 97ffff57 O EL1h_n : BL 0x115d8 +18393 clk cpu0 R X30 0000000000011880 +18394 clk cpu0 IT (18358) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18394 clk cpu0 R SP_EL1 0000000003700530 +18395 clk cpu0 IT (18359) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18395 clk cpu0 R X8 0000000000000000 +18396 clk cpu0 IT (18360) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18396 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18397 clk cpu0 IT (18361) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18397 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700714 +18398 clk cpu0 IT (18362) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18398 clk cpu0 MW1 0370053f:000000f0053f_NS 02 +18399 clk cpu0 IT (18363) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18399 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18400 clk cpu0 IT (18364) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18400 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18400 clk cpu0 R X8 0000000000000000 +18401 clk cpu0 IT (18365) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18401 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18401 clk cpu0 R X9 0000000000000002 +18402 clk cpu0 IT (18366) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18402 clk cpu0 R cpsr 820003c5 +18403 clk cpu0 IT (18367) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18403 clk cpu0 R X8 0000000000000001 +18404 clk cpu0 IT (18368) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18405 clk cpu0 IT (18369) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18405 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700714 +18405 clk cpu0 R X8 0000000003700714 +18406 clk cpu0 IT (18370) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18406 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18406 clk cpu0 R X9 0000000000000000 +18407 clk cpu0 IT (18371) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18407 clk cpu0 R X10 0000000000000000 +18408 clk cpu0 IT (18372) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18408 clk cpu0 R X10 0000000000000000 +18409 clk cpu0 IT (18373) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18409 clk cpu0 R X8 0000000003700714 +18410 clk cpu0 IT (18374) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18410 clk cpu0 MR1 03700714:000000f00714_NS 99 +18410 clk cpu0 R X9 0000000000000099 +18411 clk cpu0 IT (18375) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18411 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18411 clk cpu0 R X8 0000000003700600 +18412 clk cpu0 IT (18376) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18412 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000014 +18412 clk cpu0 R X8 0000000023000014 +18413 clk cpu0 IT (18377) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18413 clk cpu0 MW1 23000014:000016240014_NS 99 +18414 clk cpu0 IT (18378) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18414 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18414 clk cpu0 R X8 0000000003700600 +18415 clk cpu0 IT (18379) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18415 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000014 +18415 clk cpu0 R X10 0000000023000014 +18416 clk cpu0 IT (18380) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18416 clk cpu0 R X11 0000000000000001 +18417 clk cpu0 IT (18381) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18417 clk cpu0 R X10 0000000023000015 +18418 clk cpu0 IT (18382) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18418 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000015 +18419 clk cpu0 IT (18383) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18419 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18419 clk cpu0 R X8 0000000000000000 +18420 clk cpu0 IT (18384) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18420 clk cpu0 R X8 0000000000000001 +18421 clk cpu0 IT (18385) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18421 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18422 clk cpu0 IT (18386) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18423 clk cpu0 IT (18387) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18423 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18423 clk cpu0 R X8 0000000000000001 +18424 clk cpu0 IT (18388) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18424 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18424 clk cpu0 R X9 0000000000000002 +18425 clk cpu0 IT (18389) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18425 clk cpu0 R cpsr 820003c5 +18426 clk cpu0 IT (18390) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18426 clk cpu0 R X8 0000000000000001 +18427 clk cpu0 IT (18391) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18428 clk cpu0 IT (18392) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18428 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700714 +18428 clk cpu0 R X8 0000000003700714 +18429 clk cpu0 IT (18393) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18429 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18429 clk cpu0 R X9 0000000000000001 +18430 clk cpu0 IT (18394) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18430 clk cpu0 R X10 0000000000000001 +18431 clk cpu0 IT (18395) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18431 clk cpu0 R X10 0000000000000001 +18432 clk cpu0 IT (18396) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18432 clk cpu0 R X8 0000000003700715 +18433 clk cpu0 IT (18397) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18433 clk cpu0 MR1 03700715:000000f00715_NS 03 +18433 clk cpu0 R X9 0000000000000003 +18434 clk cpu0 IT (18398) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18434 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18434 clk cpu0 R X8 0000000003700600 +18435 clk cpu0 IT (18399) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18435 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000015 +18435 clk cpu0 R X8 0000000023000015 +18436 clk cpu0 IT (18400) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18436 clk cpu0 MW1 23000015:000016240015_NS 03 +18437 clk cpu0 IT (18401) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18437 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18437 clk cpu0 R X8 0000000003700600 +18438 clk cpu0 IT (18402) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18438 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000015 +18438 clk cpu0 R X10 0000000023000015 +18439 clk cpu0 IT (18403) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18439 clk cpu0 R X11 0000000000000001 +18440 clk cpu0 IT (18404) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18440 clk cpu0 R X10 0000000023000016 +18441 clk cpu0 IT (18405) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18441 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000016 +18442 clk cpu0 IT (18406) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18442 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18442 clk cpu0 R X8 0000000000000001 +18443 clk cpu0 IT (18407) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18443 clk cpu0 R X8 0000000000000002 +18444 clk cpu0 IT (18408) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18444 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +18445 clk cpu0 IT (18409) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18446 clk cpu0 IT (18410) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18446 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +18446 clk cpu0 R X8 0000000000000002 +18447 clk cpu0 IT (18411) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18447 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18447 clk cpu0 R X9 0000000000000002 +18448 clk cpu0 IT (18412) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18448 clk cpu0 R cpsr 620003c5 +18449 clk cpu0 IT (18413) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18449 clk cpu0 R X8 0000000000000000 +18450 clk cpu0 IS (18414) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18451 clk cpu0 IT (18415) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18452 clk cpu0 IT (18416) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18452 clk cpu0 R SP_EL1 0000000003700550 +18453 clk cpu0 IT (18417) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18453 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c5 INVAL 0x000010035880_NS +18453 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c5 ALLOC 0x000010011880_NS +18453 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0620 ALLOC 0x000010011880_NS +18454 clk cpu0 IT (18418) 00011880:000010011880_NS 52800008 O EL1h_n : MOV w8,#0 +18454 clk cpu0 R X8 0000000000000000 +18455 clk cpu0 IT (18419) 00011884:000010011884_NS 790107e8 O EL1h_n : STRH w8,[sp,#0x82] +18455 clk cpu0 MW2 037005d2:000000f005d2_NS 0000 +18456 clk cpu0 IT (18420) 00011888:000010011888_NS 794107e8 O EL1h_n : LDRH w8,[sp,#0x82] +18456 clk cpu0 MR2 037005d2:000000f005d2_NS 0000 +18456 clk cpu0 R X8 0000000000000000 +18457 clk cpu0 IT (18421) 0001188c:00001001188c_NS 7100091f O EL1h_n : CMP w8,#2 +18457 clk cpu0 R cpsr 820003c5 +18458 clk cpu0 IT (18422) 00011890:000010011890_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18458 clk cpu0 R X8 0000000000000001 +18459 clk cpu0 IT (18423) 00011894:000010011894_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1189c +18460 clk cpu0 IT (18424) 0001189c:00001001189c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18460 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18460 clk cpu0 R X8 0000000003700700 +18461 clk cpu0 IT (18425) 000118a0:0000100118a0_NS d2800209 O EL1h_n : MOV x9,#0x10 +18461 clk cpu0 R X9 0000000000000010 +18462 clk cpu0 IT (18426) 000118a4:0000100118a4_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18462 clk cpu0 R X8 0000000003700710 +18463 clk cpu0 IT (18427) 000118a8:0000100118a8_NS d28000c9 O EL1h_n : MOV x9,#6 +18463 clk cpu0 R X9 0000000000000006 +18464 clk cpu0 IT (18428) 000118ac:0000100118ac_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18464 clk cpu0 R X8 0000000003700716 +18465 clk cpu0 IT (18429) 000118b0:0000100118b0_NS 794107ea O EL1h_n : LDRH w10,[sp,#0x82] +18465 clk cpu0 MR2 037005d2:000000f005d2_NS 0000 +18465 clk cpu0 R X10 0000000000000000 +18466 clk cpu0 IT (18430) 000118b4:0000100118b4_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18466 clk cpu0 R X9 0000000000000000 +18467 clk cpu0 IT (18431) 000118b8:0000100118b8_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18467 clk cpu0 R X8 0000000003700716 +18468 clk cpu0 IT (18432) 000118bc:0000100118bc_NS 5280000a O EL1h_n : MOV w10,#0 +18468 clk cpu0 R X10 0000000000000000 +18468 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c7 ALLOC 0x0000100118c0_NS +18468 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0631 ALLOC 0x0000100118c0_NS +18469 clk cpu0 IT (18433) 000118c0:0000100118c0_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18469 clk cpu0 MW1 03700716:000000f00716_NS 00 +18470 clk cpu0 IT (18434) 000118c4:0000100118c4_NS 794107e8 O EL1h_n : LDRH w8,[sp,#0x82] +18470 clk cpu0 MR2 037005d2:000000f005d2_NS 0000 +18470 clk cpu0 R X8 0000000000000000 +18471 clk cpu0 IT (18435) 000118c8:0000100118c8_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18471 clk cpu0 R X8 0000000000000001 +18472 clk cpu0 IT (18436) 000118cc:0000100118cc_NS 790107e8 O EL1h_n : STRH w8,[sp,#0x82] +18472 clk cpu0 MW2 037005d2:000000f005d2_NS 0001 +18473 clk cpu0 IT (18437) 000118d0:0000100118d0_NS 17ffffee O EL1h_n : B 0x11888 +18474 clk cpu0 IT (18438) 00011888:000010011888_NS 794107e8 O EL1h_n : LDRH w8,[sp,#0x82] +18474 clk cpu0 MR2 037005d2:000000f005d2_NS 0001 +18474 clk cpu0 R X8 0000000000000001 +18475 clk cpu0 IT (18439) 0001188c:00001001188c_NS 7100091f O EL1h_n : CMP w8,#2 +18475 clk cpu0 R cpsr 820003c5 +18476 clk cpu0 IT (18440) 00011890:000010011890_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18476 clk cpu0 R X8 0000000000000001 +18477 clk cpu0 IT (18441) 00011894:000010011894_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1189c +18478 clk cpu0 IT (18442) 0001189c:00001001189c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18478 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18478 clk cpu0 R X8 0000000003700700 +18479 clk cpu0 IT (18443) 000118a0:0000100118a0_NS d2800209 O EL1h_n : MOV x9,#0x10 +18479 clk cpu0 R X9 0000000000000010 +18480 clk cpu0 IT (18444) 000118a4:0000100118a4_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18480 clk cpu0 R X8 0000000003700710 +18481 clk cpu0 IT (18445) 000118a8:0000100118a8_NS d28000c9 O EL1h_n : MOV x9,#6 +18481 clk cpu0 R X9 0000000000000006 +18482 clk cpu0 IT (18446) 000118ac:0000100118ac_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18482 clk cpu0 R X8 0000000003700716 +18483 clk cpu0 IT (18447) 000118b0:0000100118b0_NS 794107ea O EL1h_n : LDRH w10,[sp,#0x82] +18483 clk cpu0 MR2 037005d2:000000f005d2_NS 0001 +18483 clk cpu0 R X10 0000000000000001 +18484 clk cpu0 IT (18448) 000118b4:0000100118b4_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18484 clk cpu0 R X9 0000000000000001 +18485 clk cpu0 IT (18449) 000118b8:0000100118b8_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18485 clk cpu0 R X8 0000000003700717 +18486 clk cpu0 IT (18450) 000118bc:0000100118bc_NS 5280000a O EL1h_n : MOV w10,#0 +18486 clk cpu0 R X10 0000000000000000 +18487 clk cpu0 IT (18451) 000118c0:0000100118c0_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18487 clk cpu0 MW1 03700717:000000f00717_NS 00 +18488 clk cpu0 IT (18452) 000118c4:0000100118c4_NS 794107e8 O EL1h_n : LDRH w8,[sp,#0x82] +18488 clk cpu0 MR2 037005d2:000000f005d2_NS 0001 +18488 clk cpu0 R X8 0000000000000001 +18489 clk cpu0 IT (18453) 000118c8:0000100118c8_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18489 clk cpu0 R X8 0000000000000002 +18490 clk cpu0 IT (18454) 000118cc:0000100118cc_NS 790107e8 O EL1h_n : STRH w8,[sp,#0x82] +18490 clk cpu0 MW2 037005d2:000000f005d2_NS 0002 +18491 clk cpu0 IT (18455) 000118d0:0000100118d0_NS 17ffffee O EL1h_n : B 0x11888 +18492 clk cpu0 IT (18456) 00011888:000010011888_NS 794107e8 O EL1h_n : LDRH w8,[sp,#0x82] +18492 clk cpu0 MR2 037005d2:000000f005d2_NS 0002 +18492 clk cpu0 R X8 0000000000000002 +18493 clk cpu0 IT (18457) 0001188c:00001001188c_NS 7100091f O EL1h_n : CMP w8,#2 +18493 clk cpu0 R cpsr 620003c5 +18494 clk cpu0 IT (18458) 00011890:000010011890_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18494 clk cpu0 R X8 0000000000000000 +18495 clk cpu0 IS (18459) 00011894:000010011894_NS 37000048 O EL1h_n : TBNZ w8,#0,0x1189c +18496 clk cpu0 IT (18460) 00011898:000010011898_NS 1400000f O EL1h_n : B 0x118d4 +18497 clk cpu0 IT (18461) 000118d4:0000100118d4_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18497 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18497 clk cpu0 R X8 0000000003700700 +18498 clk cpu0 IT (18462) 000118d8:0000100118d8_NS d2800209 O EL1h_n : MOV x9,#0x10 +18498 clk cpu0 R X9 0000000000000010 +18499 clk cpu0 IT (18463) 000118dc:0000100118dc_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18499 clk cpu0 R X8 0000000003700710 +18500 clk cpu0 IT (18464) 000118e0:0000100118e0_NS d28000ca O EL1h_n : MOV x10,#6 +18500 clk cpu0 R X10 0000000000000006 +18501 clk cpu0 IT (18465) 000118e4:0000100118e4_NS 8b0a0101 O EL1h_n : ADD x1,x8,x10 +18501 clk cpu0 R X1 0000000003700716 +18502 clk cpu0 IT (18466) 000118e8:0000100118e8_NS 9102c3e8 O EL1h_n : ADD x8,sp,#0xb0 +18502 clk cpu0 R X8 0000000003700600 +18503 clk cpu0 IT (18467) 000118ec:0000100118ec_NS aa0803e0 O EL1h_n : MOV x0,x8 +18503 clk cpu0 R X0 0000000003700600 +18504 clk cpu0 IT (18468) 000118f0:0000100118f0_NS 52800042 O EL1h_n : MOV w2,#2 +18504 clk cpu0 R X2 0000000000000002 +18505 clk cpu0 IT (18469) 000118f4:0000100118f4_NS f90017e9 O EL1h_n : STR x9,[sp,#0x28] +18505 clk cpu0 MW8 03700578:000000f00578_NS 00000000_00000010 +18506 clk cpu0 IT (18470) 000118f8:0000100118f8_NS f90013e8 O EL1h_n : STR x8,[sp,#0x20] +18506 clk cpu0 MW8 03700570:000000f00570_NS 00000000_03700600 +18507 clk cpu0 IT (18471) 000118fc:0000100118fc_NS 97ffff37 O EL1h_n : BL 0x115d8 +18507 clk cpu0 R X30 0000000000011900 +18508 clk cpu0 IT (18472) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18508 clk cpu0 R SP_EL1 0000000003700530 +18509 clk cpu0 IT (18473) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18509 clk cpu0 R X8 0000000000000000 +18510 clk cpu0 IT (18474) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18510 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18511 clk cpu0 IT (18475) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18511 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700716 +18512 clk cpu0 IT (18476) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18512 clk cpu0 MW1 0370053f:000000f0053f_NS 02 +18513 clk cpu0 IT (18477) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18513 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18514 clk cpu0 IT (18478) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18514 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18514 clk cpu0 R X8 0000000000000000 +18515 clk cpu0 IT (18479) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18515 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18515 clk cpu0 R X9 0000000000000002 +18516 clk cpu0 IT (18480) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18516 clk cpu0 R cpsr 820003c5 +18517 clk cpu0 IT (18481) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18517 clk cpu0 R X8 0000000000000001 +18518 clk cpu0 IT (18482) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18519 clk cpu0 IT (18483) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18519 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700716 +18519 clk cpu0 R X8 0000000003700716 +18520 clk cpu0 IT (18484) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18520 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18520 clk cpu0 R X9 0000000000000000 +18521 clk cpu0 IT (18485) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18521 clk cpu0 R X10 0000000000000000 +18522 clk cpu0 IT (18486) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18522 clk cpu0 R X10 0000000000000000 +18523 clk cpu0 IT (18487) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18523 clk cpu0 R X8 0000000003700716 +18524 clk cpu0 IT (18488) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18524 clk cpu0 MR1 03700716:000000f00716_NS 00 +18524 clk cpu0 R X9 0000000000000000 +18525 clk cpu0 IT (18489) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18525 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18525 clk cpu0 R X8 0000000003700600 +18526 clk cpu0 IT (18490) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18526 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000016 +18526 clk cpu0 R X8 0000000023000016 +18527 clk cpu0 IT (18491) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18527 clk cpu0 MW1 23000016:000016240016_NS 00 +18528 clk cpu0 IT (18492) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18528 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18528 clk cpu0 R X8 0000000003700600 +18529 clk cpu0 IT (18493) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18529 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000016 +18529 clk cpu0 R X10 0000000023000016 +18530 clk cpu0 IT (18494) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18530 clk cpu0 R X11 0000000000000001 +18531 clk cpu0 IT (18495) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18531 clk cpu0 R X10 0000000023000017 +18532 clk cpu0 IT (18496) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18532 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000017 +18533 clk cpu0 IT (18497) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18533 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18533 clk cpu0 R X8 0000000000000000 +18534 clk cpu0 IT (18498) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18534 clk cpu0 R X8 0000000000000001 +18535 clk cpu0 IT (18499) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18535 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18536 clk cpu0 IT (18500) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18537 clk cpu0 IT (18501) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18537 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18537 clk cpu0 R X8 0000000000000001 +18538 clk cpu0 IT (18502) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18538 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18538 clk cpu0 R X9 0000000000000002 +18539 clk cpu0 IT (18503) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18539 clk cpu0 R cpsr 820003c5 +18540 clk cpu0 IT (18504) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18540 clk cpu0 R X8 0000000000000001 +18541 clk cpu0 IT (18505) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18542 clk cpu0 IT (18506) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18542 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700716 +18542 clk cpu0 R X8 0000000003700716 +18543 clk cpu0 IT (18507) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18543 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18543 clk cpu0 R X9 0000000000000001 +18544 clk cpu0 IT (18508) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18544 clk cpu0 R X10 0000000000000001 +18545 clk cpu0 IT (18509) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18545 clk cpu0 R X10 0000000000000001 +18546 clk cpu0 IT (18510) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18546 clk cpu0 R X8 0000000003700717 +18547 clk cpu0 IT (18511) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18547 clk cpu0 MR1 03700717:000000f00717_NS 00 +18547 clk cpu0 R X9 0000000000000000 +18548 clk cpu0 IT (18512) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18548 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18548 clk cpu0 R X8 0000000003700600 +18549 clk cpu0 IT (18513) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18549 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000017 +18549 clk cpu0 R X8 0000000023000017 +18550 clk cpu0 IT (18514) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18550 clk cpu0 MW1 23000017:000016240017_NS 00 +18551 clk cpu0 IT (18515) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18551 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18551 clk cpu0 R X8 0000000003700600 +18552 clk cpu0 IT (18516) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18552 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000017 +18552 clk cpu0 R X10 0000000023000017 +18553 clk cpu0 IT (18517) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18553 clk cpu0 R X11 0000000000000001 +18554 clk cpu0 IT (18518) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18554 clk cpu0 R X10 0000000023000018 +18555 clk cpu0 IT (18519) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18555 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000018 +18556 clk cpu0 IT (18520) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18556 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18556 clk cpu0 R X8 0000000000000001 +18557 clk cpu0 IT (18521) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18557 clk cpu0 R X8 0000000000000002 +18558 clk cpu0 IT (18522) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18558 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +18559 clk cpu0 IT (18523) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18560 clk cpu0 IT (18524) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18560 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +18560 clk cpu0 R X8 0000000000000002 +18561 clk cpu0 IT (18525) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18561 clk cpu0 MR1 0370053f:000000f0053f_NS 02 +18561 clk cpu0 R X9 0000000000000002 +18562 clk cpu0 IT (18526) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18562 clk cpu0 R cpsr 620003c5 +18563 clk cpu0 IT (18527) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18563 clk cpu0 R X8 0000000000000000 +18564 clk cpu0 IS (18528) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18565 clk cpu0 IT (18529) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18566 clk cpu0 IT (18530) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18566 clk cpu0 R SP_EL1 0000000003700550 +18567 clk cpu0 IT (18531) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18567 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c9 INVAL 0x000010035900_NS +18567 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c9 ALLOC 0x000010011900_NS +18567 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0640 ALLOC 0x000010011900_NS +18568 clk cpu0 IT (18532) 00011900:000010011900_NS f9404fe0 O EL1h_n : LDR x0,[sp,#0x98] +18568 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000000 +18568 clk cpu0 R X0 0000000000000000 +18569 clk cpu0 IT (18533) 00011904:000010011904_NS f9404be1 O EL1h_n : LDR x1,[sp,#0x90] +18569 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000001 +18569 clk cpu0 R X1 0000000000000001 +18570 clk cpu0 IT (18534) 00011908:000010011908_NS 94024ccb O EL1h_n : BL 0xa4c34 +18570 clk cpu0 R X30 000000000001190C +18571 clk cpu0 IT (18535) 000a4c34:0000100a4c34_NS f100041f O EL1h_n : CMP x0,#1 +18571 clk cpu0 R cpsr 820003c5 +18572 clk cpu0 IT (18536) 000a4c38:0000100a4c38_NS 5400006b O EL1h_n : B.LT 0xa4c44 +18573 clk cpu0 IT (18537) 000a4c44:0000100a4c44_NS d28000e0 O EL1h_n : MOV x0,#7 +18573 clk cpu0 R X0 0000000000000007 +18574 clk cpu0 IT (18538) 000a4c48:0000100a4c48_NS f2a005a0 O EL1h_n : MOVK x0,#0x2d,LSL #16 +18574 clk cpu0 R X0 00000000002D0007 +18575 clk cpu0 IT (18539) 000a4c4c:0000100a4c4c_NS aa0103e2 O EL1h_n : MOV x2,x1 +18575 clk cpu0 R X2 0000000000000001 +18576 clk cpu0 IT (18540) 000a4c50:0000100a4c50_NS d40000e1 O EL1h_n : SVC #7 +18576 clk cpu0 E 000a4c50:0000100a4c50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +18576 clk cpu0 R cpsr 820003c5 +18576 clk cpu0 R PMBIDR_EL1 00000030 +18576 clk cpu0 R ESR_EL1 56000007 +18576 clk cpu0 R SPSR_EL1 820003c5 +18576 clk cpu0 R TRBIDR_EL1 000000000000002b +18576 clk cpu0 R ELR_EL1 00000000000a4c54 +18577 clk cpu0 IT (18541) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +18578 clk cpu0 IT (18542) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +18578 clk cpu0 R SP_EL1 0000000003700450 +18579 clk cpu0 IT (18543) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +18579 clk cpu0 MW8 03700450:000000f00450_NS 00000000_002d0007 +18579 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00000001 +18580 clk cpu0 IT (18544) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +18580 clk cpu0 R X0 0000000056000007 +18581 clk cpu0 IT (18545) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +18581 clk cpu0 R X1 0000000000000015 +18582 clk cpu0 IT (18546) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +18582 clk cpu0 R cpsr 620003c5 +18583 clk cpu0 IT (18547) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +18584 clk cpu0 IT (18548) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +18584 clk cpu0 R X1 0000000000000007 +18585 clk cpu0 IT (18549) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +18585 clk cpu0 R cpsr 220003c5 +18586 clk cpu0 IS (18550) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +18587 clk cpu0 IT (18551) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +18587 clk cpu0 R cpsr 820003c5 +18588 clk cpu0 IS (18552) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +18589 clk cpu0 IT (18553) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +18589 clk cpu0 R cpsr 820003c5 +18590 clk cpu0 IS (18554) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +18591 clk cpu0 IT (18555) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +18591 clk cpu0 R cpsr 620003c5 +18592 clk cpu0 IT (18556) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +18593 clk cpu0 IT (18557) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +18593 clk cpu0 MR8 03700450:000000f00450_NS 00000000_002d0007 +18593 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00000001 +18593 clk cpu0 R X0 00000000002D0007 +18593 clk cpu0 R X1 0000000000000001 +18594 clk cpu0 IT (18558) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +18594 clk cpu0 R SP_EL1 0000000003700550 +18595 clk cpu0 IT (18559) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +18595 clk cpu0 R cpsr 820003c5 +18595 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c4 INVAL 0x00001009d880_NS +18595 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c4 ALLOC 0x000010035880_NS +18596 clk cpu0 IT (18560) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +18597 clk cpu0 IT (18561) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +18597 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +18597 clk cpu0 MW8 03700548:000000f00548_NS f800f800_f800f800 +18597 clk cpu0 R SP_EL1 0000000003700540 +18598 clk cpu0 IT (18562) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +18598 clk cpu0 MW8 03700530:000000f00530_NS 00000000_002d0007 +18598 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00000001 +18598 clk cpu0 R SP_EL1 0000000003700530 +18599 clk cpu0 IT (18563) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +18599 clk cpu0 R X5 0000000000000000 +18600 clk cpu0 IT (18564) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +18600 clk cpu0 R X1 0000000000000000 +18601 clk cpu0 IT (18565) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +18601 clk cpu0 R cpsr 820003c5 +18602 clk cpu0 IT (18566) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +18602 clk cpu0 MR8 03700530:000000f00530_NS 00000000_002d0007 +18602 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00000001 +18602 clk cpu0 R SP_EL1 0000000003700540 +18602 clk cpu0 R X0 00000000002D0007 +18602 clk cpu0 R X1 0000000000000001 +18603 clk cpu0 IT (18567) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +18603 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c9 INVAL 0x000010011900_NS +18603 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c9 ALLOC 0x000010035900_NS +18604 clk cpu0 IT (18568) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +18604 clk cpu0 MW8 03700530:000000f00530_NS 00000000_90000000 +18604 clk cpu0 MW8 03700538:000000f00538_NS 03ff8000_03ff8000 +18604 clk cpu0 R SP_EL1 0000000003700530 +18605 clk cpu0 IT (18569) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +18605 clk cpu0 R X6 0000000000000001 +18606 clk cpu0 IT (18570) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +18606 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00000001 +18606 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000001 +18606 clk cpu0 R SP_EL1 0000000003700520 +18607 clk cpu0 IT (18571) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +18607 clk cpu0 MW8 03700510:000000f00510_NS ffffffff_fe00000f +18607 clk cpu0 MW8 03700518:000000f00518_NS 00000000_0001190c +18607 clk cpu0 R SP_EL1 0000000003700510 +18608 clk cpu0 IT (18572) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +18608 clk cpu0 R X3 0000000000000000 +18609 clk cpu0 IT (18573) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +18609 clk cpu0 R cpsr 820003c5 +18610 clk cpu0 IS (18574) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +18611 clk cpu0 IT (18575) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +18611 clk cpu0 R X3 0000000000000000 +18612 clk cpu0 IT (18576) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +18612 clk cpu0 R cpsr 820003c5 +18613 clk cpu0 IS (18577) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +18614 clk cpu0 IT (18578) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +18614 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +18614 clk cpu0 R X2 0000000000035A00 +18615 clk cpu0 IT (18579) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +18616 clk cpu0 IT (18580) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +18616 clk cpu0 R X3 000000000000005A +18617 clk cpu0 IT (18581) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +18617 clk cpu0 R X3 000000000000005A +18618 clk cpu0 IT (18582) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +18618 clk cpu0 R X3 00000000000002D0 +18619 clk cpu0 IT (18583) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +18619 clk cpu0 R X2 0000000000035CD0 +18620 clk cpu0 IT (18584) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +18620 clk cpu0 MR8 00035cd0:000010035cd0_NS 00000000_00036e1c +18620 clk cpu0 R X4 0000000000036E1C +18621 clk cpu0 IT (18585) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +18621 clk cpu0 R cpsr 82000bc5 +18621 clk cpu0 R X30 0000000000035990 +18622 clk cpu0 IT (18586) 00036e1c:000010036e1c_NS d5389b40 O EL1h_n : MRS x0,s3_0_c9_c11_2 +18622 clk cpu0 R cpsr 820003c5 +18622 clk cpu0 R X0 0000000023002000 +18623 clk cpu0 IT (18587) 00036e20:000010036e20_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +18623 clk cpu0 R cpsr 820003c5 +18624 clk cpu0 IT (18588) 00036e24:000010036e24_NS 54000041 O EL1h_n : B.NE 0x36e2c +18625 clk cpu0 IT (18589) 00036e2c:000010036e2c_NS d65f03c0 O EL1h_n : RET +18626 clk cpu0 IT (18590) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +18626 clk cpu0 MR8 03700510:000000f00510_NS ffffffff_fe00000f +18626 clk cpu0 MR8 03700518:000000f00518_NS 00000000_0001190c +18626 clk cpu0 R SP_EL1 0000000003700520 +18626 clk cpu0 R X29 FFFFFFFFFE00000F +18626 clk cpu0 R X30 000000000001190C +18627 clk cpu0 IT (18591) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +18627 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00000001 +18627 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000001 +18627 clk cpu0 R SP_EL1 0000000003700530 +18627 clk cpu0 R X2 0000000000000001 +18627 clk cpu0 R X3 0000000000000001 +18628 clk cpu0 IT (18592) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +18628 clk cpu0 MR8 03700530:000000f00530_NS 00000000_90000000 +18628 clk cpu0 MR8 03700538:000000f00538_NS 03ff8000_03ff8000 +18628 clk cpu0 R SP_EL1 0000000003700540 +18628 clk cpu0 R X6 0000000090000000 +18628 clk cpu0 R X7 03FF800003FF8000 +18629 clk cpu0 IT (18593) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +18629 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00000000 +18629 clk cpu0 MR8 03700548:000000f00548_NS f800f800_f800f800 +18629 clk cpu0 R SP_EL1 0000000003700550 +18629 clk cpu0 R X4 0000000000000000 +18629 clk cpu0 R X5 F800F800F800F800 +18630 clk cpu0 IT (18594) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +18630 clk cpu0 R cpsr 820003c5 +18630 clk cpu0 R PMBIDR_EL1 00000030 +18630 clk cpu0 R TRBIDR_EL1 000000000000002b +18631 clk cpu0 IT (18595) 000a4c54:0000100a4c54_NS d65f03c0 O EL1h_n : RET +18631 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c8 INVAL 0x00001009d900_NS +18631 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c8 ALLOC 0x000010011900_NS +18632 clk cpu0 IT (18596) 0001190c:00001001190c_NS 97fffe3b O EL1h_n : BL 0x111f8 +18632 clk cpu0 R X30 0000000000011910 +18633 clk cpu0 IT (18597) 000111f8:0000100111f8_NS d10043ff O EL1h_n : SUB sp,sp,#0x10 +18633 clk cpu0 R SP_EL1 0000000003700540 +18634 clk cpu0 IT (18598) 000111fc:0000100111fc_NS d2a46008 O EL1h_n : MOV x8,#0x23000000 +18634 clk cpu0 R X8 0000000023000000 +18635 clk cpu0 IT (18599) 00011200:000010011200_NS d2a2c489 O EL1h_n : MOV x9,#0x16240000 +18635 clk cpu0 R X9 0000000016240000 +18636 clk cpu0 IT (18600) 00011204:000010011204_NS 9281ffea O EL1h_n : MOV x10,#0xfffffffffffff000 +18636 clk cpu0 R X10 FFFFFFFFFFFFF000 +18637 clk cpu0 IT (18601) 00011208:000010011208_NS f90007e0 O EL1h_n : STR x0,[sp,#8] +18637 clk cpu0 MW8 03700548:000000f00548_NS 00000000_23002000 +18638 clk cpu0 IT (18602) 0001120c:00001001120c_NS f94007eb O EL1h_n : LDR x11,[sp,#8] +18638 clk cpu0 MR8 03700548:000000f00548_NS 00000000_23002000 +18638 clk cpu0 R X11 0000000023002000 +18639 clk cpu0 IT (18603) 00011210:000010011210_NS eb080168 O EL1h_n : SUBS x8,x11,x8 +18639 clk cpu0 R cpsr 220003c5 +18639 clk cpu0 R X8 0000000000002000 +18640 clk cpu0 IT (18604) 00011214:000010011214_NS 8b080128 O EL1h_n : ADD x8,x9,x8 +18640 clk cpu0 R X8 0000000016242000 +18641 clk cpu0 IT (18605) 00011218:000010011218_NS 8a0a0100 O EL1h_n : AND x0,x8,x10 +18641 clk cpu0 R X0 0000000016242000 +18642 clk cpu0 IT (18606) 0001121c:00001001121c_NS 910043ff O EL1h_n : ADD sp,sp,#0x10 +18642 clk cpu0 R SP_EL1 0000000003700550 +18643 clk cpu0 IT (18607) 00011220:000010011220_NS d65f03c0 O EL1h_n : RET +18644 clk cpu0 IT (18608) 00011910:000010011910_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18644 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18644 clk cpu0 R X8 0000000003700700 +18645 clk cpu0 IT (18609) 00011914:000010011914_NS f94017e9 O EL1h_n : LDR x9,[sp,#0x28] +18645 clk cpu0 MR8 03700578:000000f00578_NS 00000000_00000010 +18645 clk cpu0 R X9 0000000000000010 +18646 clk cpu0 IT (18610) 00011918:000010011918_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18646 clk cpu0 R X8 0000000003700710 +18647 clk cpu0 IT (18611) 0001191c:00001001191c_NS d280010a O EL1h_n : MOV x10,#8 +18647 clk cpu0 R X10 0000000000000008 +18648 clk cpu0 IT (18612) 00011920:000010011920_NS f9000500 O EL1h_n : STR x0,[x8,#8] +18648 clk cpu0 MW8 03700718:000000f00718_NS 00000000_16242000 +18649 clk cpu0 IT (18613) 00011924:000010011924_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18649 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18649 clk cpu0 R X8 0000000003700700 +18650 clk cpu0 IT (18614) 00011928:000010011928_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18650 clk cpu0 R X8 0000000003700710 +18651 clk cpu0 IT (18615) 0001192c:00001001192c_NS 8b0a0101 O EL1h_n : ADD x1,x8,x10 +18651 clk cpu0 R X1 0000000003700718 +18652 clk cpu0 IT (18616) 00011930:000010011930_NS f94013e0 O EL1h_n : LDR x0,[sp,#0x20] +18652 clk cpu0 MR8 03700570:000000f00570_NS 00000000_03700600 +18652 clk cpu0 R X0 0000000003700600 +18653 clk cpu0 IT (18617) 00011934:000010011934_NS 52800102 O EL1h_n : MOV w2,#8 +18653 clk cpu0 R X2 0000000000000008 +18654 clk cpu0 IT (18618) 00011938:000010011938_NS 97ffff28 O EL1h_n : BL 0x115d8 +18654 clk cpu0 R X30 000000000001193C +18655 clk cpu0 IT (18619) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +18655 clk cpu0 R SP_EL1 0000000003700530 +18656 clk cpu0 IT (18620) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +18656 clk cpu0 R X8 0000000000000000 +18657 clk cpu0 IT (18621) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +18657 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +18658 clk cpu0 IT (18622) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +18658 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700718 +18659 clk cpu0 IT (18623) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +18659 clk cpu0 MW1 0370053f:000000f0053f_NS 08 +18660 clk cpu0 IT (18624) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18660 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +18661 clk cpu0 IT (18625) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18661 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18661 clk cpu0 R X8 0000000000000000 +18662 clk cpu0 IT (18626) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18662 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18662 clk cpu0 R X9 0000000000000008 +18663 clk cpu0 IT (18627) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18663 clk cpu0 R cpsr 820003c5 +18664 clk cpu0 IT (18628) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18664 clk cpu0 R X8 0000000000000001 +18665 clk cpu0 IT (18629) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18666 clk cpu0 IT (18630) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18666 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18666 clk cpu0 R X8 0000000003700718 +18667 clk cpu0 IT (18631) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18667 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18667 clk cpu0 R X9 0000000000000000 +18668 clk cpu0 IT (18632) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18668 clk cpu0 R X10 0000000000000000 +18669 clk cpu0 IT (18633) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18669 clk cpu0 R X10 0000000000000000 +18670 clk cpu0 IT (18634) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18670 clk cpu0 R X8 0000000003700718 +18671 clk cpu0 IT (18635) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18671 clk cpu0 MR1 03700718:000000f00718_NS 00 +18671 clk cpu0 R X9 0000000000000000 +18672 clk cpu0 IT (18636) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18672 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18672 clk cpu0 R X8 0000000003700600 +18673 clk cpu0 IT (18637) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18673 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000018 +18673 clk cpu0 R X8 0000000023000018 +18674 clk cpu0 IT (18638) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18674 clk cpu0 MW1 23000018:000016240018_NS 00 +18675 clk cpu0 IT (18639) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18675 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18675 clk cpu0 R X8 0000000003700600 +18676 clk cpu0 IT (18640) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18676 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000018 +18676 clk cpu0 R X10 0000000023000018 +18677 clk cpu0 IT (18641) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18677 clk cpu0 R X11 0000000000000001 +18678 clk cpu0 IT (18642) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18678 clk cpu0 R X10 0000000023000019 +18679 clk cpu0 IT (18643) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18679 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000019 +18680 clk cpu0 IT (18644) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18680 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +18680 clk cpu0 R X8 0000000000000000 +18681 clk cpu0 IT (18645) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18681 clk cpu0 R X8 0000000000000001 +18682 clk cpu0 IT (18646) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18682 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +18683 clk cpu0 IT (18647) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18684 clk cpu0 IT (18648) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18684 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18684 clk cpu0 R X8 0000000000000001 +18685 clk cpu0 IT (18649) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18685 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18685 clk cpu0 R X9 0000000000000008 +18686 clk cpu0 IT (18650) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18686 clk cpu0 R cpsr 820003c5 +18687 clk cpu0 IT (18651) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18687 clk cpu0 R X8 0000000000000001 +18688 clk cpu0 IT (18652) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18689 clk cpu0 IT (18653) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18689 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18689 clk cpu0 R X8 0000000003700718 +18690 clk cpu0 IT (18654) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18690 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18690 clk cpu0 R X9 0000000000000001 +18691 clk cpu0 IT (18655) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18691 clk cpu0 R X10 0000000000000001 +18692 clk cpu0 IT (18656) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18692 clk cpu0 R X10 0000000000000001 +18693 clk cpu0 IT (18657) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18693 clk cpu0 R X8 0000000003700719 +18694 clk cpu0 IT (18658) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18694 clk cpu0 MR1 03700719:000000f00719_NS 20 +18694 clk cpu0 R X9 0000000000000020 +18695 clk cpu0 IT (18659) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18695 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18695 clk cpu0 R X8 0000000003700600 +18696 clk cpu0 IT (18660) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18696 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000019 +18696 clk cpu0 R X8 0000000023000019 +18697 clk cpu0 IT (18661) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18697 clk cpu0 MW1 23000019:000016240019_NS 20 +18698 clk cpu0 IT (18662) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18698 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18698 clk cpu0 R X8 0000000003700600 +18699 clk cpu0 IT (18663) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18699 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000019 +18699 clk cpu0 R X10 0000000023000019 +18700 clk cpu0 IT (18664) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18700 clk cpu0 R X11 0000000000000001 +18701 clk cpu0 IT (18665) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18701 clk cpu0 R X10 000000002300001A +18702 clk cpu0 IT (18666) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18702 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001a +18703 clk cpu0 IT (18667) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18703 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +18703 clk cpu0 R X8 0000000000000001 +18704 clk cpu0 IT (18668) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18704 clk cpu0 R X8 0000000000000002 +18705 clk cpu0 IT (18669) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18705 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +18706 clk cpu0 IT (18670) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18707 clk cpu0 IT (18671) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18707 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +18707 clk cpu0 R X8 0000000000000002 +18708 clk cpu0 IT (18672) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18708 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18708 clk cpu0 R X9 0000000000000008 +18709 clk cpu0 IT (18673) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18709 clk cpu0 R cpsr 820003c5 +18710 clk cpu0 IT (18674) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18710 clk cpu0 R X8 0000000000000001 +18711 clk cpu0 IT (18675) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18712 clk cpu0 IT (18676) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18712 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18712 clk cpu0 R X8 0000000003700718 +18713 clk cpu0 IT (18677) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18713 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +18713 clk cpu0 R X9 0000000000000002 +18714 clk cpu0 IT (18678) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18714 clk cpu0 R X10 0000000000000002 +18715 clk cpu0 IT (18679) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18715 clk cpu0 R X10 0000000000000002 +18716 clk cpu0 IT (18680) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18716 clk cpu0 R X8 000000000370071A +18717 clk cpu0 IT (18681) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18717 clk cpu0 MR1 0370071a:000000f0071a_NS 24 +18717 clk cpu0 R X9 0000000000000024 +18718 clk cpu0 IT (18682) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18718 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18718 clk cpu0 R X8 0000000003700600 +18719 clk cpu0 IT (18683) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18719 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001a +18719 clk cpu0 R X8 000000002300001A +18720 clk cpu0 IT (18684) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18720 clk cpu0 MW1 2300001a:00001624001a_NS 24 +18721 clk cpu0 IT (18685) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18721 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18721 clk cpu0 R X8 0000000003700600 +18722 clk cpu0 IT (18686) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18722 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001a +18722 clk cpu0 R X10 000000002300001A +18723 clk cpu0 IT (18687) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18723 clk cpu0 R X11 0000000000000001 +18724 clk cpu0 IT (18688) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18724 clk cpu0 R X10 000000002300001B +18725 clk cpu0 IT (18689) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18725 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001b +18726 clk cpu0 IT (18690) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18726 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +18726 clk cpu0 R X8 0000000000000002 +18727 clk cpu0 IT (18691) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18727 clk cpu0 R X8 0000000000000003 +18728 clk cpu0 IT (18692) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18728 clk cpu0 MW1 0370053e:000000f0053e_NS 03 +18729 clk cpu0 IT (18693) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18730 clk cpu0 IT (18694) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18730 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +18730 clk cpu0 R X8 0000000000000003 +18731 clk cpu0 IT (18695) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18731 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18731 clk cpu0 R X9 0000000000000008 +18732 clk cpu0 IT (18696) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18732 clk cpu0 R cpsr 820003c5 +18733 clk cpu0 IT (18697) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18733 clk cpu0 R X8 0000000000000001 +18734 clk cpu0 IT (18698) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18735 clk cpu0 IT (18699) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18735 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18735 clk cpu0 R X8 0000000003700718 +18736 clk cpu0 IT (18700) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18736 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +18736 clk cpu0 R X9 0000000000000003 +18737 clk cpu0 IT (18701) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18737 clk cpu0 R X10 0000000000000003 +18738 clk cpu0 IT (18702) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18738 clk cpu0 R X10 0000000000000003 +18739 clk cpu0 IT (18703) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18739 clk cpu0 R X8 000000000370071B +18740 clk cpu0 IT (18704) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18740 clk cpu0 MR1 0370071b:000000f0071b_NS 16 +18740 clk cpu0 R X9 0000000000000016 +18741 clk cpu0 IT (18705) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18741 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18741 clk cpu0 R X8 0000000003700600 +18742 clk cpu0 IT (18706) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18742 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001b +18742 clk cpu0 R X8 000000002300001B +18743 clk cpu0 IT (18707) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18743 clk cpu0 MW1 2300001b:00001624001b_NS 16 +18744 clk cpu0 IT (18708) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18744 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18744 clk cpu0 R X8 0000000003700600 +18745 clk cpu0 IT (18709) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18745 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001b +18745 clk cpu0 R X10 000000002300001B +18746 clk cpu0 IT (18710) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18746 clk cpu0 R X11 0000000000000001 +18747 clk cpu0 IT (18711) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18747 clk cpu0 R X10 000000002300001C +18748 clk cpu0 IT (18712) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18748 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001c +18749 clk cpu0 IT (18713) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18749 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +18749 clk cpu0 R X8 0000000000000003 +18750 clk cpu0 IT (18714) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18750 clk cpu0 R X8 0000000000000004 +18751 clk cpu0 IT (18715) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18751 clk cpu0 MW1 0370053e:000000f0053e_NS 04 +18752 clk cpu0 IT (18716) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18753 clk cpu0 IT (18717) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18753 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +18753 clk cpu0 R X8 0000000000000004 +18754 clk cpu0 IT (18718) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18754 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18754 clk cpu0 R X9 0000000000000008 +18755 clk cpu0 IT (18719) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18755 clk cpu0 R cpsr 820003c5 +18756 clk cpu0 IT (18720) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18756 clk cpu0 R X8 0000000000000001 +18757 clk cpu0 IT (18721) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18758 clk cpu0 IT (18722) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18758 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18758 clk cpu0 R X8 0000000003700718 +18759 clk cpu0 IT (18723) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18759 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +18759 clk cpu0 R X9 0000000000000004 +18760 clk cpu0 IT (18724) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18760 clk cpu0 R X10 0000000000000004 +18761 clk cpu0 IT (18725) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18761 clk cpu0 R X10 0000000000000004 +18762 clk cpu0 IT (18726) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18762 clk cpu0 R X8 000000000370071C +18763 clk cpu0 IT (18727) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18763 clk cpu0 MR1 0370071c:000000f0071c_NS 00 +18763 clk cpu0 R X9 0000000000000000 +18764 clk cpu0 IT (18728) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18764 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18764 clk cpu0 R X8 0000000003700600 +18765 clk cpu0 IT (18729) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18765 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001c +18765 clk cpu0 R X8 000000002300001C +18766 clk cpu0 IT (18730) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18766 clk cpu0 MW1 2300001c:00001624001c_NS 00 +18767 clk cpu0 IT (18731) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18767 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18767 clk cpu0 R X8 0000000003700600 +18768 clk cpu0 IT (18732) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18768 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001c +18768 clk cpu0 R X10 000000002300001C +18769 clk cpu0 IT (18733) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18769 clk cpu0 R X11 0000000000000001 +18770 clk cpu0 IT (18734) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18770 clk cpu0 R X10 000000002300001D +18771 clk cpu0 IT (18735) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18771 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001d +18772 clk cpu0 IT (18736) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18772 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +18772 clk cpu0 R X8 0000000000000004 +18773 clk cpu0 IT (18737) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18773 clk cpu0 R X8 0000000000000005 +18774 clk cpu0 IT (18738) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18774 clk cpu0 MW1 0370053e:000000f0053e_NS 05 +18775 clk cpu0 IT (18739) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18776 clk cpu0 IT (18740) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18776 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +18776 clk cpu0 R X8 0000000000000005 +18777 clk cpu0 IT (18741) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18777 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18777 clk cpu0 R X9 0000000000000008 +18778 clk cpu0 IT (18742) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18778 clk cpu0 R cpsr 820003c5 +18779 clk cpu0 IT (18743) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18779 clk cpu0 R X8 0000000000000001 +18780 clk cpu0 IT (18744) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18781 clk cpu0 IT (18745) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18781 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18781 clk cpu0 R X8 0000000003700718 +18782 clk cpu0 IT (18746) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18782 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +18782 clk cpu0 R X9 0000000000000005 +18783 clk cpu0 IT (18747) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18783 clk cpu0 R X10 0000000000000005 +18784 clk cpu0 IT (18748) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18784 clk cpu0 R X10 0000000000000005 +18785 clk cpu0 IT (18749) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18785 clk cpu0 R X8 000000000370071D +18786 clk cpu0 IT (18750) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18786 clk cpu0 MR1 0370071d:000000f0071d_NS 00 +18786 clk cpu0 R X9 0000000000000000 +18787 clk cpu0 IT (18751) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18787 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18787 clk cpu0 R X8 0000000003700600 +18788 clk cpu0 IT (18752) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18788 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001d +18788 clk cpu0 R X8 000000002300001D +18789 clk cpu0 IT (18753) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18789 clk cpu0 MW1 2300001d:00001624001d_NS 00 +18790 clk cpu0 IT (18754) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18790 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18790 clk cpu0 R X8 0000000003700600 +18791 clk cpu0 IT (18755) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18791 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001d +18791 clk cpu0 R X10 000000002300001D +18792 clk cpu0 IT (18756) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18792 clk cpu0 R X11 0000000000000001 +18793 clk cpu0 IT (18757) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18793 clk cpu0 R X10 000000002300001E +18794 clk cpu0 IT (18758) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18794 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001e +18795 clk cpu0 IT (18759) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18795 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +18795 clk cpu0 R X8 0000000000000005 +18796 clk cpu0 IT (18760) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18796 clk cpu0 R X8 0000000000000006 +18797 clk cpu0 IT (18761) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18797 clk cpu0 MW1 0370053e:000000f0053e_NS 06 +18798 clk cpu0 IT (18762) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18799 clk cpu0 IT (18763) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18799 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +18799 clk cpu0 R X8 0000000000000006 +18800 clk cpu0 IT (18764) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18800 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18800 clk cpu0 R X9 0000000000000008 +18801 clk cpu0 IT (18765) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18801 clk cpu0 R cpsr 820003c5 +18802 clk cpu0 IT (18766) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18802 clk cpu0 R X8 0000000000000001 +18803 clk cpu0 IT (18767) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18804 clk cpu0 IT (18768) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18804 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18804 clk cpu0 R X8 0000000003700718 +18805 clk cpu0 IT (18769) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18805 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +18805 clk cpu0 R X9 0000000000000006 +18806 clk cpu0 IT (18770) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18806 clk cpu0 R X10 0000000000000006 +18807 clk cpu0 IT (18771) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18807 clk cpu0 R X10 0000000000000006 +18808 clk cpu0 IT (18772) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18808 clk cpu0 R X8 000000000370071E +18809 clk cpu0 IT (18773) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18809 clk cpu0 MR1 0370071e:000000f0071e_NS 00 +18809 clk cpu0 R X9 0000000000000000 +18810 clk cpu0 IT (18774) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18810 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18810 clk cpu0 R X8 0000000003700600 +18811 clk cpu0 IT (18775) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18811 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001e +18811 clk cpu0 R X8 000000002300001E +18812 clk cpu0 IT (18776) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18812 clk cpu0 MW1 2300001e:00001624001e_NS 00 +18813 clk cpu0 IT (18777) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18813 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18813 clk cpu0 R X8 0000000003700600 +18814 clk cpu0 IT (18778) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18814 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001e +18814 clk cpu0 R X10 000000002300001E +18815 clk cpu0 IT (18779) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18815 clk cpu0 R X11 0000000000000001 +18816 clk cpu0 IT (18780) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18816 clk cpu0 R X10 000000002300001F +18817 clk cpu0 IT (18781) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18817 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300001f +18818 clk cpu0 IT (18782) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18818 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +18818 clk cpu0 R X8 0000000000000006 +18819 clk cpu0 IT (18783) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18819 clk cpu0 R X8 0000000000000007 +18820 clk cpu0 IT (18784) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18820 clk cpu0 MW1 0370053e:000000f0053e_NS 07 +18821 clk cpu0 IT (18785) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18822 clk cpu0 IT (18786) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18822 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +18822 clk cpu0 R X8 0000000000000007 +18823 clk cpu0 IT (18787) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18823 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18823 clk cpu0 R X9 0000000000000008 +18824 clk cpu0 IT (18788) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18824 clk cpu0 R cpsr 820003c5 +18825 clk cpu0 IT (18789) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18825 clk cpu0 R X8 0000000000000001 +18826 clk cpu0 IT (18790) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18827 clk cpu0 IT (18791) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +18827 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700718 +18827 clk cpu0 R X8 0000000003700718 +18828 clk cpu0 IT (18792) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +18828 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +18828 clk cpu0 R X9 0000000000000007 +18829 clk cpu0 IT (18793) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +18829 clk cpu0 R X10 0000000000000007 +18830 clk cpu0 IT (18794) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +18830 clk cpu0 R X10 0000000000000007 +18831 clk cpu0 IT (18795) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +18831 clk cpu0 R X8 000000000370071F +18832 clk cpu0 IT (18796) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +18832 clk cpu0 MR1 0370071f:000000f0071f_NS 00 +18832 clk cpu0 R X9 0000000000000000 +18833 clk cpu0 IT (18797) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18833 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18833 clk cpu0 R X8 0000000003700600 +18834 clk cpu0 IT (18798) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +18834 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001f +18834 clk cpu0 R X8 000000002300001F +18835 clk cpu0 IT (18799) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +18835 clk cpu0 MW1 2300001f:00001624001f_NS 00 +18836 clk cpu0 IT (18800) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +18836 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +18836 clk cpu0 R X8 0000000003700600 +18837 clk cpu0 IT (18801) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +18837 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300001f +18837 clk cpu0 R X10 000000002300001F +18838 clk cpu0 IT (18802) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +18838 clk cpu0 R X11 0000000000000001 +18839 clk cpu0 IT (18803) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +18839 clk cpu0 R X10 0000000023000020 +18840 clk cpu0 IT (18804) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +18840 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000020 +18841 clk cpu0 IT (18805) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18841 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +18841 clk cpu0 R X8 0000000000000007 +18842 clk cpu0 IT (18806) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18842 clk cpu0 R X8 0000000000000008 +18843 clk cpu0 IT (18807) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +18843 clk cpu0 MW1 0370053e:000000f0053e_NS 08 +18844 clk cpu0 IT (18808) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +18845 clk cpu0 IT (18809) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +18845 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +18845 clk cpu0 R X8 0000000000000008 +18846 clk cpu0 IT (18810) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +18846 clk cpu0 MR1 0370053f:000000f0053f_NS 08 +18846 clk cpu0 R X9 0000000000000008 +18847 clk cpu0 IT (18811) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +18847 clk cpu0 R cpsr 620003c5 +18848 clk cpu0 IT (18812) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18848 clk cpu0 R X8 0000000000000000 +18849 clk cpu0 IS (18813) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +18850 clk cpu0 IT (18814) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +18851 clk cpu0 IT (18815) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +18851 clk cpu0 R SP_EL1 0000000003700550 +18852 clk cpu0 IT (18816) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +18853 clk cpu0 IT (18817) 0001193c:00001001193c_NS 5280000b O EL1h_n : MOV w11,#0 +18853 clk cpu0 R X11 0000000000000000 +18853 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cb INVAL 0x0000100a5940_NS +18853 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cb ALLOC 0x000010011940_NS +18853 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0650 ALLOC 0x000010011940_NS +18854 clk cpu0 IT (18818) 00011940:000010011940_NS 790103eb O EL1h_n : STRH w11,[sp,#0x80] +18854 clk cpu0 MW2 037005d0:000000f005d0_NS 0000 +18855 clk cpu0 IT (18819) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18855 clk cpu0 MR2 037005d0:000000f005d0_NS 0000 +18855 clk cpu0 R X8 0000000000000000 +18856 clk cpu0 IT (18820) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18856 clk cpu0 R cpsr 820003c5 +18857 clk cpu0 IT (18821) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18857 clk cpu0 R X8 0000000000000001 +18858 clk cpu0 IT (18822) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18859 clk cpu0 IT (18823) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18859 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18859 clk cpu0 R X8 0000000003700700 +18860 clk cpu0 IT (18824) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18860 clk cpu0 R X9 0000000000000010 +18861 clk cpu0 IT (18825) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18861 clk cpu0 R X8 0000000003700710 +18862 clk cpu0 IT (18826) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18862 clk cpu0 R X8 0000000003700720 +18863 clk cpu0 IT (18827) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18863 clk cpu0 MR2 037005d0:000000f005d0_NS 0000 +18863 clk cpu0 R X10 0000000000000000 +18864 clk cpu0 IT (18828) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18864 clk cpu0 R X9 0000000000000000 +18865 clk cpu0 IT (18829) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18865 clk cpu0 R X8 0000000003700720 +18866 clk cpu0 IT (18830) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18866 clk cpu0 R X10 0000000000000000 +18867 clk cpu0 IT (18831) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18867 clk cpu0 MW1 03700720:000000f00720_NS 00 +18868 clk cpu0 IT (18832) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18868 clk cpu0 MR2 037005d0:000000f005d0_NS 0000 +18868 clk cpu0 R X8 0000000000000000 +18868 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc INVAL 0x000010035980_NS +18868 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc ALLOC 0x000010011980_NS +18868 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0660 ALLOC 0x000010011980_NS +18869 clk cpu0 IT (18833) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18869 clk cpu0 R X8 0000000000000001 +18870 clk cpu0 IT (18834) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18870 clk cpu0 MW2 037005d0:000000f005d0_NS 0001 +18871 clk cpu0 IT (18835) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18872 clk cpu0 IT (18836) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18872 clk cpu0 MR2 037005d0:000000f005d0_NS 0001 +18872 clk cpu0 R X8 0000000000000001 +18873 clk cpu0 IT (18837) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18873 clk cpu0 R cpsr 820003c5 +18874 clk cpu0 IT (18838) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18874 clk cpu0 R X8 0000000000000001 +18875 clk cpu0 IT (18839) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18876 clk cpu0 IT (18840) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18876 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18876 clk cpu0 R X8 0000000003700700 +18877 clk cpu0 IT (18841) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18877 clk cpu0 R X9 0000000000000010 +18878 clk cpu0 IT (18842) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18878 clk cpu0 R X8 0000000003700710 +18879 clk cpu0 IT (18843) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18879 clk cpu0 R X8 0000000003700720 +18880 clk cpu0 IT (18844) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18880 clk cpu0 MR2 037005d0:000000f005d0_NS 0001 +18880 clk cpu0 R X10 0000000000000001 +18881 clk cpu0 IT (18845) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18881 clk cpu0 R X9 0000000000000001 +18882 clk cpu0 IT (18846) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18882 clk cpu0 R X8 0000000003700721 +18883 clk cpu0 IT (18847) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18883 clk cpu0 R X10 0000000000000000 +18884 clk cpu0 IT (18848) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18884 clk cpu0 MW1 03700721:000000f00721_NS 00 +18885 clk cpu0 IT (18849) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18885 clk cpu0 MR2 037005d0:000000f005d0_NS 0001 +18885 clk cpu0 R X8 0000000000000001 +18886 clk cpu0 IT (18850) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18886 clk cpu0 R X8 0000000000000002 +18887 clk cpu0 IT (18851) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18887 clk cpu0 MW2 037005d0:000000f005d0_NS 0002 +18888 clk cpu0 IT (18852) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18889 clk cpu0 IT (18853) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18889 clk cpu0 MR2 037005d0:000000f005d0_NS 0002 +18889 clk cpu0 R X8 0000000000000002 +18890 clk cpu0 IT (18854) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18890 clk cpu0 R cpsr 820003c5 +18891 clk cpu0 IT (18855) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18891 clk cpu0 R X8 0000000000000001 +18892 clk cpu0 IT (18856) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18893 clk cpu0 IT (18857) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18893 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18893 clk cpu0 R X8 0000000003700700 +18894 clk cpu0 IT (18858) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18894 clk cpu0 R X9 0000000000000010 +18895 clk cpu0 IT (18859) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18895 clk cpu0 R X8 0000000003700710 +18896 clk cpu0 IT (18860) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18896 clk cpu0 R X8 0000000003700720 +18897 clk cpu0 IT (18861) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18897 clk cpu0 MR2 037005d0:000000f005d0_NS 0002 +18897 clk cpu0 R X10 0000000000000002 +18898 clk cpu0 IT (18862) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18898 clk cpu0 R X9 0000000000000002 +18899 clk cpu0 IT (18863) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18899 clk cpu0 R X8 0000000003700722 +18900 clk cpu0 IT (18864) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18900 clk cpu0 R X10 0000000000000000 +18901 clk cpu0 IT (18865) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18901 clk cpu0 MW1 03700722:000000f00722_NS 00 +18902 clk cpu0 IT (18866) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18902 clk cpu0 MR2 037005d0:000000f005d0_NS 0002 +18902 clk cpu0 R X8 0000000000000002 +18903 clk cpu0 IT (18867) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18903 clk cpu0 R X8 0000000000000003 +18904 clk cpu0 IT (18868) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18904 clk cpu0 MW2 037005d0:000000f005d0_NS 0003 +18905 clk cpu0 IT (18869) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18906 clk cpu0 IT (18870) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18906 clk cpu0 MR2 037005d0:000000f005d0_NS 0003 +18906 clk cpu0 R X8 0000000000000003 +18907 clk cpu0 IT (18871) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18907 clk cpu0 R cpsr 820003c5 +18908 clk cpu0 IT (18872) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18908 clk cpu0 R X8 0000000000000001 +18909 clk cpu0 IT (18873) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18910 clk cpu0 IT (18874) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18910 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18910 clk cpu0 R X8 0000000003700700 +18911 clk cpu0 IT (18875) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18911 clk cpu0 R X9 0000000000000010 +18912 clk cpu0 IT (18876) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18912 clk cpu0 R X8 0000000003700710 +18913 clk cpu0 IT (18877) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18913 clk cpu0 R X8 0000000003700720 +18914 clk cpu0 IT (18878) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18914 clk cpu0 MR2 037005d0:000000f005d0_NS 0003 +18914 clk cpu0 R X10 0000000000000003 +18915 clk cpu0 IT (18879) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18915 clk cpu0 R X9 0000000000000003 +18916 clk cpu0 IT (18880) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18916 clk cpu0 R X8 0000000003700723 +18917 clk cpu0 IT (18881) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18917 clk cpu0 R X10 0000000000000000 +18918 clk cpu0 IT (18882) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18918 clk cpu0 MW1 03700723:000000f00723_NS 00 +18919 clk cpu0 IT (18883) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18919 clk cpu0 MR2 037005d0:000000f005d0_NS 0003 +18919 clk cpu0 R X8 0000000000000003 +18920 clk cpu0 IT (18884) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18920 clk cpu0 R X8 0000000000000004 +18921 clk cpu0 IT (18885) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18921 clk cpu0 MW2 037005d0:000000f005d0_NS 0004 +18922 clk cpu0 IT (18886) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18923 clk cpu0 IT (18887) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18923 clk cpu0 MR2 037005d0:000000f005d0_NS 0004 +18923 clk cpu0 R X8 0000000000000004 +18924 clk cpu0 IT (18888) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18924 clk cpu0 R cpsr 820003c5 +18925 clk cpu0 IT (18889) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18925 clk cpu0 R X8 0000000000000001 +18926 clk cpu0 IT (18890) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18927 clk cpu0 IT (18891) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18927 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18927 clk cpu0 R X8 0000000003700700 +18928 clk cpu0 IT (18892) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18928 clk cpu0 R X9 0000000000000010 +18929 clk cpu0 IT (18893) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18929 clk cpu0 R X8 0000000003700710 +18930 clk cpu0 IT (18894) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18930 clk cpu0 R X8 0000000003700720 +18931 clk cpu0 IT (18895) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18931 clk cpu0 MR2 037005d0:000000f005d0_NS 0004 +18931 clk cpu0 R X10 0000000000000004 +18932 clk cpu0 IT (18896) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18932 clk cpu0 R X9 0000000000000004 +18933 clk cpu0 IT (18897) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18933 clk cpu0 R X8 0000000003700724 +18934 clk cpu0 IT (18898) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18934 clk cpu0 R X10 0000000000000000 +18935 clk cpu0 IT (18899) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18935 clk cpu0 MW1 03700724:000000f00724_NS 00 +18936 clk cpu0 IT (18900) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18936 clk cpu0 MR2 037005d0:000000f005d0_NS 0004 +18936 clk cpu0 R X8 0000000000000004 +18937 clk cpu0 IT (18901) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18937 clk cpu0 R X8 0000000000000005 +18938 clk cpu0 IT (18902) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18938 clk cpu0 MW2 037005d0:000000f005d0_NS 0005 +18939 clk cpu0 IT (18903) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18940 clk cpu0 IT (18904) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18940 clk cpu0 MR2 037005d0:000000f005d0_NS 0005 +18940 clk cpu0 R X8 0000000000000005 +18941 clk cpu0 IT (18905) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18941 clk cpu0 R cpsr 820003c5 +18942 clk cpu0 IT (18906) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18942 clk cpu0 R X8 0000000000000001 +18943 clk cpu0 IT (18907) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18944 clk cpu0 IT (18908) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18944 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18944 clk cpu0 R X8 0000000003700700 +18945 clk cpu0 IT (18909) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18945 clk cpu0 R X9 0000000000000010 +18946 clk cpu0 IT (18910) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18946 clk cpu0 R X8 0000000003700710 +18947 clk cpu0 IT (18911) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18947 clk cpu0 R X8 0000000003700720 +18948 clk cpu0 IT (18912) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18948 clk cpu0 MR2 037005d0:000000f005d0_NS 0005 +18948 clk cpu0 R X10 0000000000000005 +18949 clk cpu0 IT (18913) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18949 clk cpu0 R X9 0000000000000005 +18950 clk cpu0 IT (18914) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18950 clk cpu0 R X8 0000000003700725 +18951 clk cpu0 IT (18915) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18951 clk cpu0 R X10 0000000000000000 +18952 clk cpu0 IT (18916) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18952 clk cpu0 MW1 03700725:000000f00725_NS 00 +18953 clk cpu0 IT (18917) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18953 clk cpu0 MR2 037005d0:000000f005d0_NS 0005 +18953 clk cpu0 R X8 0000000000000005 +18954 clk cpu0 IT (18918) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18954 clk cpu0 R X8 0000000000000006 +18955 clk cpu0 IT (18919) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18955 clk cpu0 MW2 037005d0:000000f005d0_NS 0006 +18956 clk cpu0 IT (18920) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18957 clk cpu0 IT (18921) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18957 clk cpu0 MR2 037005d0:000000f005d0_NS 0006 +18957 clk cpu0 R X8 0000000000000006 +18958 clk cpu0 IT (18922) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18958 clk cpu0 R cpsr 820003c5 +18959 clk cpu0 IT (18923) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18959 clk cpu0 R X8 0000000000000001 +18960 clk cpu0 IT (18924) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18961 clk cpu0 IT (18925) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18961 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18961 clk cpu0 R X8 0000000003700700 +18962 clk cpu0 IT (18926) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18962 clk cpu0 R X9 0000000000000010 +18963 clk cpu0 IT (18927) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18963 clk cpu0 R X8 0000000003700710 +18964 clk cpu0 IT (18928) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18964 clk cpu0 R X8 0000000003700720 +18965 clk cpu0 IT (18929) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18965 clk cpu0 MR2 037005d0:000000f005d0_NS 0006 +18965 clk cpu0 R X10 0000000000000006 +18966 clk cpu0 IT (18930) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18966 clk cpu0 R X9 0000000000000006 +18967 clk cpu0 IT (18931) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18967 clk cpu0 R X8 0000000003700726 +18968 clk cpu0 IT (18932) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18968 clk cpu0 R X10 0000000000000000 +18969 clk cpu0 IT (18933) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18969 clk cpu0 MW1 03700726:000000f00726_NS 00 +18970 clk cpu0 IT (18934) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18970 clk cpu0 MR2 037005d0:000000f005d0_NS 0006 +18970 clk cpu0 R X8 0000000000000006 +18971 clk cpu0 IT (18935) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18971 clk cpu0 R X8 0000000000000007 +18972 clk cpu0 IT (18936) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18972 clk cpu0 MW2 037005d0:000000f005d0_NS 0007 +18973 clk cpu0 IT (18937) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18974 clk cpu0 IT (18938) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18974 clk cpu0 MR2 037005d0:000000f005d0_NS 0007 +18974 clk cpu0 R X8 0000000000000007 +18975 clk cpu0 IT (18939) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18975 clk cpu0 R cpsr 820003c5 +18976 clk cpu0 IT (18940) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18976 clk cpu0 R X8 0000000000000001 +18977 clk cpu0 IT (18941) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18978 clk cpu0 IT (18942) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18978 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18978 clk cpu0 R X8 0000000003700700 +18979 clk cpu0 IT (18943) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18979 clk cpu0 R X9 0000000000000010 +18980 clk cpu0 IT (18944) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18980 clk cpu0 R X8 0000000003700710 +18981 clk cpu0 IT (18945) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18981 clk cpu0 R X8 0000000003700720 +18982 clk cpu0 IT (18946) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18982 clk cpu0 MR2 037005d0:000000f005d0_NS 0007 +18982 clk cpu0 R X10 0000000000000007 +18983 clk cpu0 IT (18947) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +18983 clk cpu0 R X9 0000000000000007 +18984 clk cpu0 IT (18948) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18984 clk cpu0 R X8 0000000003700727 +18985 clk cpu0 IT (18949) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +18985 clk cpu0 R X10 0000000000000000 +18986 clk cpu0 IT (18950) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +18986 clk cpu0 MW1 03700727:000000f00727_NS 00 +18987 clk cpu0 IT (18951) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18987 clk cpu0 MR2 037005d0:000000f005d0_NS 0007 +18987 clk cpu0 R X8 0000000000000007 +18988 clk cpu0 IT (18952) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +18988 clk cpu0 R X8 0000000000000008 +18989 clk cpu0 IT (18953) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +18989 clk cpu0 MW2 037005d0:000000f005d0_NS 0008 +18990 clk cpu0 IT (18954) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +18991 clk cpu0 IT (18955) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +18991 clk cpu0 MR2 037005d0:000000f005d0_NS 0008 +18991 clk cpu0 R X8 0000000000000008 +18992 clk cpu0 IT (18956) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +18992 clk cpu0 R cpsr 820003c5 +18993 clk cpu0 IT (18957) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +18993 clk cpu0 R X8 0000000000000001 +18994 clk cpu0 IT (18958) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +18995 clk cpu0 IT (18959) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +18995 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +18995 clk cpu0 R X8 0000000003700700 +18996 clk cpu0 IT (18960) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +18996 clk cpu0 R X9 0000000000000010 +18997 clk cpu0 IT (18961) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18997 clk cpu0 R X8 0000000003700710 +18998 clk cpu0 IT (18962) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +18998 clk cpu0 R X8 0000000003700720 +18999 clk cpu0 IT (18963) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +18999 clk cpu0 MR2 037005d0:000000f005d0_NS 0008 +18999 clk cpu0 R X10 0000000000000008 +19000 clk cpu0 IT (18964) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19000 clk cpu0 R X9 0000000000000008 +19001 clk cpu0 IT (18965) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19001 clk cpu0 R X8 0000000003700728 +19002 clk cpu0 IT (18966) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19002 clk cpu0 R X10 0000000000000000 +19003 clk cpu0 IT (18967) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19003 clk cpu0 MW1 03700728:000000f00728_NS 00 +19004 clk cpu0 IT (18968) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19004 clk cpu0 MR2 037005d0:000000f005d0_NS 0008 +19004 clk cpu0 R X8 0000000000000008 +19005 clk cpu0 IT (18969) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19005 clk cpu0 R X8 0000000000000009 +19006 clk cpu0 IT (18970) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19006 clk cpu0 MW2 037005d0:000000f005d0_NS 0009 +19007 clk cpu0 IT (18971) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19008 clk cpu0 IT (18972) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19008 clk cpu0 MR2 037005d0:000000f005d0_NS 0009 +19008 clk cpu0 R X8 0000000000000009 +19009 clk cpu0 IT (18973) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19009 clk cpu0 R cpsr 820003c5 +19010 clk cpu0 IT (18974) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19010 clk cpu0 R X8 0000000000000001 +19011 clk cpu0 IT (18975) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19012 clk cpu0 IT (18976) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19012 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19012 clk cpu0 R X8 0000000003700700 +19013 clk cpu0 IT (18977) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19013 clk cpu0 R X9 0000000000000010 +19014 clk cpu0 IT (18978) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19014 clk cpu0 R X8 0000000003700710 +19015 clk cpu0 IT (18979) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19015 clk cpu0 R X8 0000000003700720 +19016 clk cpu0 IT (18980) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19016 clk cpu0 MR2 037005d0:000000f005d0_NS 0009 +19016 clk cpu0 R X10 0000000000000009 +19017 clk cpu0 IT (18981) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19017 clk cpu0 R X9 0000000000000009 +19018 clk cpu0 IT (18982) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19018 clk cpu0 R X8 0000000003700729 +19019 clk cpu0 IT (18983) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19019 clk cpu0 R X10 0000000000000000 +19020 clk cpu0 IT (18984) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19020 clk cpu0 MW1 03700729:000000f00729_NS 00 +19021 clk cpu0 IT (18985) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19021 clk cpu0 MR2 037005d0:000000f005d0_NS 0009 +19021 clk cpu0 R X8 0000000000000009 +19022 clk cpu0 IT (18986) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19022 clk cpu0 R X8 000000000000000A +19023 clk cpu0 IT (18987) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19023 clk cpu0 MW2 037005d0:000000f005d0_NS 000a +19024 clk cpu0 IT (18988) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19025 clk cpu0 IT (18989) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19025 clk cpu0 MR2 037005d0:000000f005d0_NS 000a +19025 clk cpu0 R X8 000000000000000A +19026 clk cpu0 IT (18990) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19026 clk cpu0 R cpsr 820003c5 +19027 clk cpu0 IT (18991) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19027 clk cpu0 R X8 0000000000000001 +19028 clk cpu0 IT (18992) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19029 clk cpu0 IT (18993) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19029 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19029 clk cpu0 R X8 0000000003700700 +19030 clk cpu0 IT (18994) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19030 clk cpu0 R X9 0000000000000010 +19031 clk cpu0 IT (18995) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19031 clk cpu0 R X8 0000000003700710 +19032 clk cpu0 IT (18996) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19032 clk cpu0 R X8 0000000003700720 +19033 clk cpu0 IT (18997) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19033 clk cpu0 MR2 037005d0:000000f005d0_NS 000a +19033 clk cpu0 R X10 000000000000000A +19034 clk cpu0 IT (18998) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19034 clk cpu0 R X9 000000000000000A +19035 clk cpu0 IT (18999) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19035 clk cpu0 R X8 000000000370072A +19036 clk cpu0 IT (19000) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19036 clk cpu0 R X10 0000000000000000 +19037 clk cpu0 IT (19001) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19037 clk cpu0 MW1 0370072a:000000f0072a_NS 00 +19038 clk cpu0 IT (19002) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19038 clk cpu0 MR2 037005d0:000000f005d0_NS 000a +19038 clk cpu0 R X8 000000000000000A +19039 clk cpu0 IT (19003) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19039 clk cpu0 R X8 000000000000000B +19040 clk cpu0 IT (19004) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19040 clk cpu0 MW2 037005d0:000000f005d0_NS 000b +19041 clk cpu0 IT (19005) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19042 clk cpu0 IT (19006) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19042 clk cpu0 MR2 037005d0:000000f005d0_NS 000b +19042 clk cpu0 R X8 000000000000000B +19043 clk cpu0 IT (19007) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19043 clk cpu0 R cpsr 820003c5 +19044 clk cpu0 IT (19008) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19044 clk cpu0 R X8 0000000000000001 +19045 clk cpu0 IT (19009) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19046 clk cpu0 IT (19010) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19046 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19046 clk cpu0 R X8 0000000003700700 +19047 clk cpu0 IT (19011) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19047 clk cpu0 R X9 0000000000000010 +19048 clk cpu0 IT (19012) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19048 clk cpu0 R X8 0000000003700710 +19049 clk cpu0 IT (19013) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19049 clk cpu0 R X8 0000000003700720 +19050 clk cpu0 IT (19014) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19050 clk cpu0 MR2 037005d0:000000f005d0_NS 000b +19050 clk cpu0 R X10 000000000000000B +19051 clk cpu0 IT (19015) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19051 clk cpu0 R X9 000000000000000B +19052 clk cpu0 IT (19016) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19052 clk cpu0 R X8 000000000370072B +19053 clk cpu0 IT (19017) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19053 clk cpu0 R X10 0000000000000000 +19054 clk cpu0 IT (19018) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19054 clk cpu0 MW1 0370072b:000000f0072b_NS 00 +19055 clk cpu0 IT (19019) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19055 clk cpu0 MR2 037005d0:000000f005d0_NS 000b +19055 clk cpu0 R X8 000000000000000B +19056 clk cpu0 IT (19020) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19056 clk cpu0 R X8 000000000000000C +19057 clk cpu0 IT (19021) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19057 clk cpu0 MW2 037005d0:000000f005d0_NS 000c +19058 clk cpu0 IT (19022) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19059 clk cpu0 IT (19023) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19059 clk cpu0 MR2 037005d0:000000f005d0_NS 000c +19059 clk cpu0 R X8 000000000000000C +19060 clk cpu0 IT (19024) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19060 clk cpu0 R cpsr 820003c5 +19061 clk cpu0 IT (19025) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19061 clk cpu0 R X8 0000000000000001 +19062 clk cpu0 IT (19026) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19063 clk cpu0 IT (19027) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19063 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19063 clk cpu0 R X8 0000000003700700 +19064 clk cpu0 IT (19028) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19064 clk cpu0 R X9 0000000000000010 +19065 clk cpu0 IT (19029) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19065 clk cpu0 R X8 0000000003700710 +19066 clk cpu0 IT (19030) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19066 clk cpu0 R X8 0000000003700720 +19067 clk cpu0 IT (19031) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19067 clk cpu0 MR2 037005d0:000000f005d0_NS 000c +19067 clk cpu0 R X10 000000000000000C +19068 clk cpu0 IT (19032) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19068 clk cpu0 R X9 000000000000000C +19069 clk cpu0 IT (19033) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19069 clk cpu0 R X8 000000000370072C +19070 clk cpu0 IT (19034) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19070 clk cpu0 R X10 0000000000000000 +19071 clk cpu0 IT (19035) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19071 clk cpu0 MW1 0370072c:000000f0072c_NS 00 +19072 clk cpu0 IT (19036) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19072 clk cpu0 MR2 037005d0:000000f005d0_NS 000c +19072 clk cpu0 R X8 000000000000000C +19073 clk cpu0 IT (19037) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19073 clk cpu0 R X8 000000000000000D +19074 clk cpu0 IT (19038) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19074 clk cpu0 MW2 037005d0:000000f005d0_NS 000d +19075 clk cpu0 IT (19039) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19076 clk cpu0 IT (19040) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19076 clk cpu0 MR2 037005d0:000000f005d0_NS 000d +19076 clk cpu0 R X8 000000000000000D +19077 clk cpu0 IT (19041) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19077 clk cpu0 R cpsr 820003c5 +19078 clk cpu0 IT (19042) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19078 clk cpu0 R X8 0000000000000001 +19079 clk cpu0 IT (19043) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19080 clk cpu0 IT (19044) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19080 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19080 clk cpu0 R X8 0000000003700700 +19081 clk cpu0 IT (19045) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19081 clk cpu0 R X9 0000000000000010 +19082 clk cpu0 IT (19046) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19082 clk cpu0 R X8 0000000003700710 +19083 clk cpu0 IT (19047) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19083 clk cpu0 R X8 0000000003700720 +19084 clk cpu0 IT (19048) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19084 clk cpu0 MR2 037005d0:000000f005d0_NS 000d +19084 clk cpu0 R X10 000000000000000D +19085 clk cpu0 IT (19049) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19085 clk cpu0 R X9 000000000000000D +19086 clk cpu0 IT (19050) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19086 clk cpu0 R X8 000000000370072D +19087 clk cpu0 IT (19051) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19087 clk cpu0 R X10 0000000000000000 +19088 clk cpu0 IT (19052) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19088 clk cpu0 MW1 0370072d:000000f0072d_NS 00 +19089 clk cpu0 IT (19053) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19089 clk cpu0 MR2 037005d0:000000f005d0_NS 000d +19089 clk cpu0 R X8 000000000000000D +19090 clk cpu0 IT (19054) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19090 clk cpu0 R X8 000000000000000E +19091 clk cpu0 IT (19055) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19091 clk cpu0 MW2 037005d0:000000f005d0_NS 000e +19092 clk cpu0 IT (19056) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19093 clk cpu0 IT (19057) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19093 clk cpu0 MR2 037005d0:000000f005d0_NS 000e +19093 clk cpu0 R X8 000000000000000E +19094 clk cpu0 IT (19058) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19094 clk cpu0 R cpsr 820003c5 +19095 clk cpu0 IT (19059) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19095 clk cpu0 R X8 0000000000000001 +19096 clk cpu0 IT (19060) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19097 clk cpu0 IT (19061) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19097 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19097 clk cpu0 R X8 0000000003700700 +19098 clk cpu0 IT (19062) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19098 clk cpu0 R X9 0000000000000010 +19099 clk cpu0 IT (19063) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19099 clk cpu0 R X8 0000000003700710 +19100 clk cpu0 IT (19064) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19100 clk cpu0 R X8 0000000003700720 +19101 clk cpu0 IT (19065) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19101 clk cpu0 MR2 037005d0:000000f005d0_NS 000e +19101 clk cpu0 R X10 000000000000000E +19102 clk cpu0 IT (19066) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19102 clk cpu0 R X9 000000000000000E +19103 clk cpu0 IT (19067) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19103 clk cpu0 R X8 000000000370072E +19104 clk cpu0 IT (19068) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19104 clk cpu0 R X10 0000000000000000 +19105 clk cpu0 IT (19069) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19105 clk cpu0 MW1 0370072e:000000f0072e_NS 00 +19106 clk cpu0 IT (19070) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19106 clk cpu0 MR2 037005d0:000000f005d0_NS 000e +19106 clk cpu0 R X8 000000000000000E +19107 clk cpu0 IT (19071) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19107 clk cpu0 R X8 000000000000000F +19108 clk cpu0 IT (19072) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19108 clk cpu0 MW2 037005d0:000000f005d0_NS 000f +19109 clk cpu0 IT (19073) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19110 clk cpu0 IT (19074) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19110 clk cpu0 MR2 037005d0:000000f005d0_NS 000f +19110 clk cpu0 R X8 000000000000000F +19111 clk cpu0 IT (19075) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19111 clk cpu0 R cpsr 820003c5 +19112 clk cpu0 IT (19076) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19112 clk cpu0 R X8 0000000000000001 +19113 clk cpu0 IT (19077) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19114 clk cpu0 IT (19078) 00011958:000010011958_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19114 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19114 clk cpu0 R X8 0000000003700700 +19115 clk cpu0 IT (19079) 0001195c:00001001195c_NS d2800209 O EL1h_n : MOV x9,#0x10 +19115 clk cpu0 R X9 0000000000000010 +19116 clk cpu0 IT (19080) 00011960:000010011960_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19116 clk cpu0 R X8 0000000003700710 +19117 clk cpu0 IT (19081) 00011964:000010011964_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19117 clk cpu0 R X8 0000000003700720 +19118 clk cpu0 IT (19082) 00011968:000010011968_NS 794103ea O EL1h_n : LDRH w10,[sp,#0x80] +19118 clk cpu0 MR2 037005d0:000000f005d0_NS 000f +19118 clk cpu0 R X10 000000000000000F +19119 clk cpu0 IT (19083) 0001196c:00001001196c_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +19119 clk cpu0 R X9 000000000000000F +19120 clk cpu0 IT (19084) 00011970:000010011970_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19120 clk cpu0 R X8 000000000370072F +19121 clk cpu0 IT (19085) 00011974:000010011974_NS 5280000a O EL1h_n : MOV w10,#0 +19121 clk cpu0 R X10 0000000000000000 +19122 clk cpu0 IT (19086) 00011978:000010011978_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +19122 clk cpu0 MW1 0370072f:000000f0072f_NS 00 +19123 clk cpu0 IT (19087) 0001197c:00001001197c_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19123 clk cpu0 MR2 037005d0:000000f005d0_NS 000f +19123 clk cpu0 R X8 000000000000000F +19124 clk cpu0 IT (19088) 00011980:000010011980_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19124 clk cpu0 R X8 0000000000000010 +19125 clk cpu0 IT (19089) 00011984:000010011984_NS 790103e8 O EL1h_n : STRH w8,[sp,#0x80] +19125 clk cpu0 MW2 037005d0:000000f005d0_NS 0010 +19126 clk cpu0 IT (19090) 00011988:000010011988_NS 17ffffef O EL1h_n : B 0x11944 +19127 clk cpu0 IT (19091) 00011944:000010011944_NS 794103e8 O EL1h_n : LDRH w8,[sp,#0x80] +19127 clk cpu0 MR2 037005d0:000000f005d0_NS 0010 +19127 clk cpu0 R X8 0000000000000010 +19128 clk cpu0 IT (19092) 00011948:000010011948_NS 7100411f O EL1h_n : CMP w8,#0x10 +19128 clk cpu0 R cpsr 620003c5 +19129 clk cpu0 IT (19093) 0001194c:00001001194c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19129 clk cpu0 R X8 0000000000000000 +19130 clk cpu0 IS (19094) 00011950:000010011950_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11958 +19131 clk cpu0 IT (19095) 00011954:000010011954_NS 1400000e O EL1h_n : B 0x1198c +19132 clk cpu0 IT (19096) 0001198c:00001001198c_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +19132 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19132 clk cpu0 R X8 0000000003700700 +19133 clk cpu0 IT (19097) 00011990:000010011990_NS d2800209 O EL1h_n : MOV x9,#0x10 +19133 clk cpu0 R X9 0000000000000010 +19134 clk cpu0 IT (19098) 00011994:000010011994_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +19134 clk cpu0 R X8 0000000003700710 +19135 clk cpu0 IT (19099) 00011998:000010011998_NS 8b090101 O EL1h_n : ADD x1,x8,x9 +19135 clk cpu0 R X1 0000000003700720 +19136 clk cpu0 IT (19100) 0001199c:00001001199c_NS 9102c3e8 O EL1h_n : ADD x8,sp,#0xb0 +19136 clk cpu0 R X8 0000000003700600 +19137 clk cpu0 IT (19101) 000119a0:0000100119a0_NS aa0803e0 O EL1h_n : MOV x0,x8 +19137 clk cpu0 R X0 0000000003700600 +19138 clk cpu0 IT (19102) 000119a4:0000100119a4_NS 52800202 O EL1h_n : MOV w2,#0x10 +19138 clk cpu0 R X2 0000000000000010 +19139 clk cpu0 IT (19103) 000119a8:0000100119a8_NS f9000fe9 O EL1h_n : STR x9,[sp,#0x18] +19139 clk cpu0 MW8 03700568:000000f00568_NS 00000000_00000010 +19140 clk cpu0 IT (19104) 000119ac:0000100119ac_NS f9000be8 O EL1h_n : STR x8,[sp,#0x10] +19140 clk cpu0 MW8 03700560:000000f00560_NS 00000000_03700600 +19141 clk cpu0 IT (19105) 000119b0:0000100119b0_NS 97ffff0a O EL1h_n : BL 0x115d8 +19141 clk cpu0 R X30 00000000000119B4 +19142 clk cpu0 IT (19106) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +19142 clk cpu0 R SP_EL1 0000000003700530 +19143 clk cpu0 IT (19107) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +19143 clk cpu0 R X8 0000000000000000 +19144 clk cpu0 IT (19108) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +19144 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +19145 clk cpu0 IT (19109) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +19145 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700720 +19146 clk cpu0 IT (19110) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +19146 clk cpu0 MW1 0370053f:000000f0053f_NS 10 +19147 clk cpu0 IT (19111) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19147 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +19148 clk cpu0 IT (19112) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19148 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +19148 clk cpu0 R X8 0000000000000000 +19149 clk cpu0 IT (19113) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19149 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19149 clk cpu0 R X9 0000000000000010 +19150 clk cpu0 IT (19114) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19150 clk cpu0 R cpsr 820003c5 +19151 clk cpu0 IT (19115) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19151 clk cpu0 R X8 0000000000000001 +19152 clk cpu0 IT (19116) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19153 clk cpu0 IT (19117) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19153 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19153 clk cpu0 R X8 0000000003700720 +19154 clk cpu0 IT (19118) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19154 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +19154 clk cpu0 R X9 0000000000000000 +19155 clk cpu0 IT (19119) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19155 clk cpu0 R X10 0000000000000000 +19156 clk cpu0 IT (19120) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19156 clk cpu0 R X10 0000000000000000 +19157 clk cpu0 IT (19121) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19157 clk cpu0 R X8 0000000003700720 +19158 clk cpu0 IT (19122) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19158 clk cpu0 MR1 03700720:000000f00720_NS 00 +19158 clk cpu0 R X9 0000000000000000 +19159 clk cpu0 IT (19123) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19159 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19159 clk cpu0 R X8 0000000003700600 +19160 clk cpu0 IT (19124) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19160 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000020 +19160 clk cpu0 R X8 0000000023000020 +19161 clk cpu0 IT (19125) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19161 clk cpu0 MW1 23000020:000016240020_NS 00 +19162 clk cpu0 IT (19126) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19162 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19162 clk cpu0 R X8 0000000003700600 +19163 clk cpu0 IT (19127) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19163 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000020 +19163 clk cpu0 R X10 0000000023000020 +19164 clk cpu0 IT (19128) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19164 clk cpu0 R X11 0000000000000001 +19165 clk cpu0 IT (19129) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19165 clk cpu0 R X10 0000000023000021 +19166 clk cpu0 IT (19130) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19166 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000021 +19167 clk cpu0 IT (19131) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19167 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +19167 clk cpu0 R X8 0000000000000000 +19168 clk cpu0 IT (19132) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19168 clk cpu0 R X8 0000000000000001 +19169 clk cpu0 IT (19133) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19169 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +19170 clk cpu0 IT (19134) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19171 clk cpu0 IT (19135) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19171 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +19171 clk cpu0 R X8 0000000000000001 +19172 clk cpu0 IT (19136) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19172 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19172 clk cpu0 R X9 0000000000000010 +19173 clk cpu0 IT (19137) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19173 clk cpu0 R cpsr 820003c5 +19174 clk cpu0 IT (19138) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19174 clk cpu0 R X8 0000000000000001 +19175 clk cpu0 IT (19139) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19176 clk cpu0 IT (19140) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19176 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19176 clk cpu0 R X8 0000000003700720 +19177 clk cpu0 IT (19141) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19177 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +19177 clk cpu0 R X9 0000000000000001 +19178 clk cpu0 IT (19142) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19178 clk cpu0 R X10 0000000000000001 +19179 clk cpu0 IT (19143) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19179 clk cpu0 R X10 0000000000000001 +19180 clk cpu0 IT (19144) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19180 clk cpu0 R X8 0000000003700721 +19181 clk cpu0 IT (19145) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19181 clk cpu0 MR1 03700721:000000f00721_NS 00 +19181 clk cpu0 R X9 0000000000000000 +19182 clk cpu0 IT (19146) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19182 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19182 clk cpu0 R X8 0000000003700600 +19183 clk cpu0 IT (19147) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19183 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000021 +19183 clk cpu0 R X8 0000000023000021 +19184 clk cpu0 IT (19148) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19184 clk cpu0 MW1 23000021:000016240021_NS 00 +19185 clk cpu0 IT (19149) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19185 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19185 clk cpu0 R X8 0000000003700600 +19186 clk cpu0 IT (19150) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19186 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000021 +19186 clk cpu0 R X10 0000000023000021 +19187 clk cpu0 IT (19151) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19187 clk cpu0 R X11 0000000000000001 +19188 clk cpu0 IT (19152) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19188 clk cpu0 R X10 0000000023000022 +19189 clk cpu0 IT (19153) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19189 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000022 +19190 clk cpu0 IT (19154) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19190 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +19190 clk cpu0 R X8 0000000000000001 +19191 clk cpu0 IT (19155) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19191 clk cpu0 R X8 0000000000000002 +19192 clk cpu0 IT (19156) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19192 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +19193 clk cpu0 IT (19157) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19194 clk cpu0 IT (19158) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19194 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +19194 clk cpu0 R X8 0000000000000002 +19195 clk cpu0 IT (19159) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19195 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19195 clk cpu0 R X9 0000000000000010 +19196 clk cpu0 IT (19160) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19196 clk cpu0 R cpsr 820003c5 +19197 clk cpu0 IT (19161) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19197 clk cpu0 R X8 0000000000000001 +19198 clk cpu0 IT (19162) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19199 clk cpu0 IT (19163) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19199 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19199 clk cpu0 R X8 0000000003700720 +19200 clk cpu0 IT (19164) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19200 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +19200 clk cpu0 R X9 0000000000000002 +19201 clk cpu0 IT (19165) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19201 clk cpu0 R X10 0000000000000002 +19202 clk cpu0 IT (19166) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19202 clk cpu0 R X10 0000000000000002 +19203 clk cpu0 IT (19167) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19203 clk cpu0 R X8 0000000003700722 +19204 clk cpu0 IT (19168) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19204 clk cpu0 MR1 03700722:000000f00722_NS 00 +19204 clk cpu0 R X9 0000000000000000 +19205 clk cpu0 IT (19169) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19205 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19205 clk cpu0 R X8 0000000003700600 +19206 clk cpu0 IT (19170) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19206 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000022 +19206 clk cpu0 R X8 0000000023000022 +19207 clk cpu0 IT (19171) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19207 clk cpu0 MW1 23000022:000016240022_NS 00 +19208 clk cpu0 IT (19172) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19208 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19208 clk cpu0 R X8 0000000003700600 +19209 clk cpu0 IT (19173) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19209 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000022 +19209 clk cpu0 R X10 0000000023000022 +19210 clk cpu0 IT (19174) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19210 clk cpu0 R X11 0000000000000001 +19211 clk cpu0 IT (19175) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19211 clk cpu0 R X10 0000000023000023 +19212 clk cpu0 IT (19176) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19212 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000023 +19213 clk cpu0 IT (19177) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19213 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +19213 clk cpu0 R X8 0000000000000002 +19214 clk cpu0 IT (19178) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19214 clk cpu0 R X8 0000000000000003 +19215 clk cpu0 IT (19179) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19215 clk cpu0 MW1 0370053e:000000f0053e_NS 03 +19216 clk cpu0 IT (19180) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19217 clk cpu0 IT (19181) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19217 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +19217 clk cpu0 R X8 0000000000000003 +19218 clk cpu0 IT (19182) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19218 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19218 clk cpu0 R X9 0000000000000010 +19219 clk cpu0 IT (19183) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19219 clk cpu0 R cpsr 820003c5 +19220 clk cpu0 IT (19184) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19220 clk cpu0 R X8 0000000000000001 +19221 clk cpu0 IT (19185) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19222 clk cpu0 IT (19186) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19222 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19222 clk cpu0 R X8 0000000003700720 +19223 clk cpu0 IT (19187) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19223 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +19223 clk cpu0 R X9 0000000000000003 +19224 clk cpu0 IT (19188) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19224 clk cpu0 R X10 0000000000000003 +19225 clk cpu0 IT (19189) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19225 clk cpu0 R X10 0000000000000003 +19226 clk cpu0 IT (19190) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19226 clk cpu0 R X8 0000000003700723 +19227 clk cpu0 IT (19191) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19227 clk cpu0 MR1 03700723:000000f00723_NS 00 +19227 clk cpu0 R X9 0000000000000000 +19228 clk cpu0 IT (19192) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19228 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19228 clk cpu0 R X8 0000000003700600 +19229 clk cpu0 IT (19193) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19229 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000023 +19229 clk cpu0 R X8 0000000023000023 +19230 clk cpu0 IT (19194) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19230 clk cpu0 MW1 23000023:000016240023_NS 00 +19231 clk cpu0 IT (19195) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19231 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19231 clk cpu0 R X8 0000000003700600 +19232 clk cpu0 IT (19196) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19232 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000023 +19232 clk cpu0 R X10 0000000023000023 +19233 clk cpu0 IT (19197) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19233 clk cpu0 R X11 0000000000000001 +19234 clk cpu0 IT (19198) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19234 clk cpu0 R X10 0000000023000024 +19235 clk cpu0 IT (19199) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19235 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000024 +19236 clk cpu0 IT (19200) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19236 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +19236 clk cpu0 R X8 0000000000000003 +19237 clk cpu0 IT (19201) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19237 clk cpu0 R X8 0000000000000004 +19238 clk cpu0 IT (19202) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19238 clk cpu0 MW1 0370053e:000000f0053e_NS 04 +19239 clk cpu0 IT (19203) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19240 clk cpu0 IT (19204) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19240 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +19240 clk cpu0 R X8 0000000000000004 +19241 clk cpu0 IT (19205) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19241 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19241 clk cpu0 R X9 0000000000000010 +19242 clk cpu0 IT (19206) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19242 clk cpu0 R cpsr 820003c5 +19243 clk cpu0 IT (19207) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19243 clk cpu0 R X8 0000000000000001 +19244 clk cpu0 IT (19208) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19245 clk cpu0 IT (19209) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19245 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19245 clk cpu0 R X8 0000000003700720 +19246 clk cpu0 IT (19210) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19246 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +19246 clk cpu0 R X9 0000000000000004 +19247 clk cpu0 IT (19211) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19247 clk cpu0 R X10 0000000000000004 +19248 clk cpu0 IT (19212) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19248 clk cpu0 R X10 0000000000000004 +19249 clk cpu0 IT (19213) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19249 clk cpu0 R X8 0000000003700724 +19250 clk cpu0 IT (19214) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19250 clk cpu0 MR1 03700724:000000f00724_NS 00 +19250 clk cpu0 R X9 0000000000000000 +19251 clk cpu0 IT (19215) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19251 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19251 clk cpu0 R X8 0000000003700600 +19252 clk cpu0 IT (19216) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19252 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000024 +19252 clk cpu0 R X8 0000000023000024 +19253 clk cpu0 IT (19217) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19253 clk cpu0 MW1 23000024:000016240024_NS 00 +19254 clk cpu0 IT (19218) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19254 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19254 clk cpu0 R X8 0000000003700600 +19255 clk cpu0 IT (19219) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19255 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000024 +19255 clk cpu0 R X10 0000000023000024 +19256 clk cpu0 IT (19220) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19256 clk cpu0 R X11 0000000000000001 +19257 clk cpu0 IT (19221) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19257 clk cpu0 R X10 0000000023000025 +19258 clk cpu0 IT (19222) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19258 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000025 +19259 clk cpu0 IT (19223) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19259 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +19259 clk cpu0 R X8 0000000000000004 +19260 clk cpu0 IT (19224) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19260 clk cpu0 R X8 0000000000000005 +19261 clk cpu0 IT (19225) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19261 clk cpu0 MW1 0370053e:000000f0053e_NS 05 +19262 clk cpu0 IT (19226) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19263 clk cpu0 IT (19227) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19263 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +19263 clk cpu0 R X8 0000000000000005 +19264 clk cpu0 IT (19228) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19264 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19264 clk cpu0 R X9 0000000000000010 +19265 clk cpu0 IT (19229) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19265 clk cpu0 R cpsr 820003c5 +19266 clk cpu0 IT (19230) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19266 clk cpu0 R X8 0000000000000001 +19267 clk cpu0 IT (19231) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19268 clk cpu0 IT (19232) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19268 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19268 clk cpu0 R X8 0000000003700720 +19269 clk cpu0 IT (19233) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19269 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +19269 clk cpu0 R X9 0000000000000005 +19270 clk cpu0 IT (19234) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19270 clk cpu0 R X10 0000000000000005 +19271 clk cpu0 IT (19235) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19271 clk cpu0 R X10 0000000000000005 +19272 clk cpu0 IT (19236) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19272 clk cpu0 R X8 0000000003700725 +19273 clk cpu0 IT (19237) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19273 clk cpu0 MR1 03700725:000000f00725_NS 00 +19273 clk cpu0 R X9 0000000000000000 +19274 clk cpu0 IT (19238) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19274 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19274 clk cpu0 R X8 0000000003700600 +19275 clk cpu0 IT (19239) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19275 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000025 +19275 clk cpu0 R X8 0000000023000025 +19276 clk cpu0 IT (19240) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19276 clk cpu0 MW1 23000025:000016240025_NS 00 +19277 clk cpu0 IT (19241) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19277 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19277 clk cpu0 R X8 0000000003700600 +19278 clk cpu0 IT (19242) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19278 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000025 +19278 clk cpu0 R X10 0000000023000025 +19279 clk cpu0 IT (19243) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19279 clk cpu0 R X11 0000000000000001 +19280 clk cpu0 IT (19244) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19280 clk cpu0 R X10 0000000023000026 +19281 clk cpu0 IT (19245) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19281 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000026 +19282 clk cpu0 IT (19246) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19282 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +19282 clk cpu0 R X8 0000000000000005 +19283 clk cpu0 IT (19247) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19283 clk cpu0 R X8 0000000000000006 +19284 clk cpu0 IT (19248) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19284 clk cpu0 MW1 0370053e:000000f0053e_NS 06 +19285 clk cpu0 IT (19249) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19286 clk cpu0 IT (19250) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19286 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +19286 clk cpu0 R X8 0000000000000006 +19287 clk cpu0 IT (19251) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19287 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19287 clk cpu0 R X9 0000000000000010 +19288 clk cpu0 IT (19252) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19288 clk cpu0 R cpsr 820003c5 +19289 clk cpu0 IT (19253) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19289 clk cpu0 R X8 0000000000000001 +19290 clk cpu0 IT (19254) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19291 clk cpu0 IT (19255) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19291 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19291 clk cpu0 R X8 0000000003700720 +19292 clk cpu0 IT (19256) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19292 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +19292 clk cpu0 R X9 0000000000000006 +19293 clk cpu0 IT (19257) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19293 clk cpu0 R X10 0000000000000006 +19294 clk cpu0 IT (19258) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19294 clk cpu0 R X10 0000000000000006 +19295 clk cpu0 IT (19259) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19295 clk cpu0 R X8 0000000003700726 +19296 clk cpu0 IT (19260) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19296 clk cpu0 MR1 03700726:000000f00726_NS 00 +19296 clk cpu0 R X9 0000000000000000 +19297 clk cpu0 IT (19261) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19297 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19297 clk cpu0 R X8 0000000003700600 +19298 clk cpu0 IT (19262) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19298 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000026 +19298 clk cpu0 R X8 0000000023000026 +19299 clk cpu0 IT (19263) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19299 clk cpu0 MW1 23000026:000016240026_NS 00 +19300 clk cpu0 IT (19264) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19300 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19300 clk cpu0 R X8 0000000003700600 +19301 clk cpu0 IT (19265) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19301 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000026 +19301 clk cpu0 R X10 0000000023000026 +19302 clk cpu0 IT (19266) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19302 clk cpu0 R X11 0000000000000001 +19303 clk cpu0 IT (19267) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19303 clk cpu0 R X10 0000000023000027 +19304 clk cpu0 IT (19268) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19304 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000027 +19305 clk cpu0 IT (19269) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19305 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +19305 clk cpu0 R X8 0000000000000006 +19306 clk cpu0 IT (19270) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19306 clk cpu0 R X8 0000000000000007 +19307 clk cpu0 IT (19271) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19307 clk cpu0 MW1 0370053e:000000f0053e_NS 07 +19308 clk cpu0 IT (19272) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19309 clk cpu0 IT (19273) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19309 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +19309 clk cpu0 R X8 0000000000000007 +19310 clk cpu0 IT (19274) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19310 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19310 clk cpu0 R X9 0000000000000010 +19311 clk cpu0 IT (19275) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19311 clk cpu0 R cpsr 820003c5 +19312 clk cpu0 IT (19276) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19312 clk cpu0 R X8 0000000000000001 +19313 clk cpu0 IT (19277) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19314 clk cpu0 IT (19278) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19314 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19314 clk cpu0 R X8 0000000003700720 +19315 clk cpu0 IT (19279) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19315 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +19315 clk cpu0 R X9 0000000000000007 +19316 clk cpu0 IT (19280) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19316 clk cpu0 R X10 0000000000000007 +19317 clk cpu0 IT (19281) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19317 clk cpu0 R X10 0000000000000007 +19318 clk cpu0 IT (19282) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19318 clk cpu0 R X8 0000000003700727 +19319 clk cpu0 IT (19283) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19319 clk cpu0 MR1 03700727:000000f00727_NS 00 +19319 clk cpu0 R X9 0000000000000000 +19320 clk cpu0 IT (19284) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19320 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19320 clk cpu0 R X8 0000000003700600 +19321 clk cpu0 IT (19285) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19321 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000027 +19321 clk cpu0 R X8 0000000023000027 +19322 clk cpu0 IT (19286) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19322 clk cpu0 MW1 23000027:000016240027_NS 00 +19323 clk cpu0 IT (19287) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19323 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19323 clk cpu0 R X8 0000000003700600 +19324 clk cpu0 IT (19288) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19324 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000027 +19324 clk cpu0 R X10 0000000023000027 +19325 clk cpu0 IT (19289) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19325 clk cpu0 R X11 0000000000000001 +19326 clk cpu0 IT (19290) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19326 clk cpu0 R X10 0000000023000028 +19327 clk cpu0 IT (19291) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19327 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000028 +19328 clk cpu0 IT (19292) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19328 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +19328 clk cpu0 R X8 0000000000000007 +19329 clk cpu0 IT (19293) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19329 clk cpu0 R X8 0000000000000008 +19330 clk cpu0 IT (19294) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19330 clk cpu0 MW1 0370053e:000000f0053e_NS 08 +19331 clk cpu0 IT (19295) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19332 clk cpu0 IT (19296) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19332 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +19332 clk cpu0 R X8 0000000000000008 +19333 clk cpu0 IT (19297) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19333 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19333 clk cpu0 R X9 0000000000000010 +19334 clk cpu0 IT (19298) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19334 clk cpu0 R cpsr 820003c5 +19335 clk cpu0 IT (19299) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19335 clk cpu0 R X8 0000000000000001 +19336 clk cpu0 IT (19300) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19337 clk cpu0 IT (19301) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19337 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19337 clk cpu0 R X8 0000000003700720 +19338 clk cpu0 IT (19302) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19338 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +19338 clk cpu0 R X9 0000000000000008 +19339 clk cpu0 IT (19303) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19339 clk cpu0 R X10 0000000000000008 +19340 clk cpu0 IT (19304) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19340 clk cpu0 R X10 0000000000000008 +19341 clk cpu0 IT (19305) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19341 clk cpu0 R X8 0000000003700728 +19342 clk cpu0 IT (19306) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19342 clk cpu0 MR1 03700728:000000f00728_NS 00 +19342 clk cpu0 R X9 0000000000000000 +19343 clk cpu0 IT (19307) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19343 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19343 clk cpu0 R X8 0000000003700600 +19344 clk cpu0 IT (19308) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19344 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000028 +19344 clk cpu0 R X8 0000000023000028 +19345 clk cpu0 IT (19309) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19345 clk cpu0 MW1 23000028:000016240028_NS 00 +19346 clk cpu0 IT (19310) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19346 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19346 clk cpu0 R X8 0000000003700600 +19347 clk cpu0 IT (19311) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19347 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000028 +19347 clk cpu0 R X10 0000000023000028 +19348 clk cpu0 IT (19312) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19348 clk cpu0 R X11 0000000000000001 +19349 clk cpu0 IT (19313) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19349 clk cpu0 R X10 0000000023000029 +19350 clk cpu0 IT (19314) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19350 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000029 +19351 clk cpu0 IT (19315) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19351 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +19351 clk cpu0 R X8 0000000000000008 +19352 clk cpu0 IT (19316) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19352 clk cpu0 R X8 0000000000000009 +19353 clk cpu0 IT (19317) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19353 clk cpu0 MW1 0370053e:000000f0053e_NS 09 +19354 clk cpu0 IT (19318) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19355 clk cpu0 IT (19319) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19355 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +19355 clk cpu0 R X8 0000000000000009 +19356 clk cpu0 IT (19320) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19356 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19356 clk cpu0 R X9 0000000000000010 +19357 clk cpu0 IT (19321) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19357 clk cpu0 R cpsr 820003c5 +19358 clk cpu0 IT (19322) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19358 clk cpu0 R X8 0000000000000001 +19359 clk cpu0 IT (19323) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19360 clk cpu0 IT (19324) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19360 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19360 clk cpu0 R X8 0000000003700720 +19361 clk cpu0 IT (19325) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19361 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +19361 clk cpu0 R X9 0000000000000009 +19362 clk cpu0 IT (19326) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19362 clk cpu0 R X10 0000000000000009 +19363 clk cpu0 IT (19327) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19363 clk cpu0 R X10 0000000000000009 +19364 clk cpu0 IT (19328) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19364 clk cpu0 R X8 0000000003700729 +19365 clk cpu0 IT (19329) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19365 clk cpu0 MR1 03700729:000000f00729_NS 00 +19365 clk cpu0 R X9 0000000000000000 +19366 clk cpu0 IT (19330) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19366 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19366 clk cpu0 R X8 0000000003700600 +19367 clk cpu0 IT (19331) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19367 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000029 +19367 clk cpu0 R X8 0000000023000029 +19368 clk cpu0 IT (19332) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19368 clk cpu0 MW1 23000029:000016240029_NS 00 +19369 clk cpu0 IT (19333) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19369 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19369 clk cpu0 R X8 0000000003700600 +19370 clk cpu0 IT (19334) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19370 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000029 +19370 clk cpu0 R X10 0000000023000029 +19371 clk cpu0 IT (19335) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19371 clk cpu0 R X11 0000000000000001 +19372 clk cpu0 IT (19336) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19372 clk cpu0 R X10 000000002300002A +19373 clk cpu0 IT (19337) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19373 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002a +19374 clk cpu0 IT (19338) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19374 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +19374 clk cpu0 R X8 0000000000000009 +19375 clk cpu0 IT (19339) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19375 clk cpu0 R X8 000000000000000A +19376 clk cpu0 IT (19340) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19376 clk cpu0 MW1 0370053e:000000f0053e_NS 0a +19377 clk cpu0 IT (19341) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19378 clk cpu0 IT (19342) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19378 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +19378 clk cpu0 R X8 000000000000000A +19379 clk cpu0 IT (19343) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19379 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19379 clk cpu0 R X9 0000000000000010 +19380 clk cpu0 IT (19344) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19380 clk cpu0 R cpsr 820003c5 +19381 clk cpu0 IT (19345) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19381 clk cpu0 R X8 0000000000000001 +19382 clk cpu0 IT (19346) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19383 clk cpu0 IT (19347) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19383 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19383 clk cpu0 R X8 0000000003700720 +19384 clk cpu0 IT (19348) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19384 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +19384 clk cpu0 R X9 000000000000000A +19385 clk cpu0 IT (19349) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19385 clk cpu0 R X10 000000000000000A +19386 clk cpu0 IT (19350) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19386 clk cpu0 R X10 000000000000000A +19387 clk cpu0 IT (19351) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19387 clk cpu0 R X8 000000000370072A +19388 clk cpu0 IT (19352) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19388 clk cpu0 MR1 0370072a:000000f0072a_NS 00 +19388 clk cpu0 R X9 0000000000000000 +19389 clk cpu0 IT (19353) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19389 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19389 clk cpu0 R X8 0000000003700600 +19390 clk cpu0 IT (19354) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19390 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002a +19390 clk cpu0 R X8 000000002300002A +19391 clk cpu0 IT (19355) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19391 clk cpu0 MW1 2300002a:00001624002a_NS 00 +19392 clk cpu0 IT (19356) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19392 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19392 clk cpu0 R X8 0000000003700600 +19393 clk cpu0 IT (19357) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19393 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002a +19393 clk cpu0 R X10 000000002300002A +19394 clk cpu0 IT (19358) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19394 clk cpu0 R X11 0000000000000001 +19395 clk cpu0 IT (19359) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19395 clk cpu0 R X10 000000002300002B +19396 clk cpu0 IT (19360) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19396 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002b +19397 clk cpu0 IT (19361) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19397 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +19397 clk cpu0 R X8 000000000000000A +19398 clk cpu0 IT (19362) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19398 clk cpu0 R X8 000000000000000B +19399 clk cpu0 IT (19363) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19399 clk cpu0 MW1 0370053e:000000f0053e_NS 0b +19400 clk cpu0 IT (19364) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19401 clk cpu0 IT (19365) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19401 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +19401 clk cpu0 R X8 000000000000000B +19402 clk cpu0 IT (19366) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19402 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19402 clk cpu0 R X9 0000000000000010 +19403 clk cpu0 IT (19367) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19403 clk cpu0 R cpsr 820003c5 +19404 clk cpu0 IT (19368) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19404 clk cpu0 R X8 0000000000000001 +19405 clk cpu0 IT (19369) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19406 clk cpu0 IT (19370) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19406 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19406 clk cpu0 R X8 0000000003700720 +19407 clk cpu0 IT (19371) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19407 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +19407 clk cpu0 R X9 000000000000000B +19408 clk cpu0 IT (19372) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19408 clk cpu0 R X10 000000000000000B +19409 clk cpu0 IT (19373) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19409 clk cpu0 R X10 000000000000000B +19410 clk cpu0 IT (19374) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19410 clk cpu0 R X8 000000000370072B +19411 clk cpu0 IT (19375) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19411 clk cpu0 MR1 0370072b:000000f0072b_NS 00 +19411 clk cpu0 R X9 0000000000000000 +19412 clk cpu0 IT (19376) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19412 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19412 clk cpu0 R X8 0000000003700600 +19413 clk cpu0 IT (19377) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19413 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002b +19413 clk cpu0 R X8 000000002300002B +19414 clk cpu0 IT (19378) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19414 clk cpu0 MW1 2300002b:00001624002b_NS 00 +19415 clk cpu0 IT (19379) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19415 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19415 clk cpu0 R X8 0000000003700600 +19416 clk cpu0 IT (19380) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19416 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002b +19416 clk cpu0 R X10 000000002300002B +19417 clk cpu0 IT (19381) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19417 clk cpu0 R X11 0000000000000001 +19418 clk cpu0 IT (19382) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19418 clk cpu0 R X10 000000002300002C +19419 clk cpu0 IT (19383) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19419 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002c +19420 clk cpu0 IT (19384) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19420 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +19420 clk cpu0 R X8 000000000000000B +19421 clk cpu0 IT (19385) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19421 clk cpu0 R X8 000000000000000C +19422 clk cpu0 IT (19386) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19422 clk cpu0 MW1 0370053e:000000f0053e_NS 0c +19423 clk cpu0 IT (19387) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19424 clk cpu0 IT (19388) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19424 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +19424 clk cpu0 R X8 000000000000000C +19425 clk cpu0 IT (19389) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19425 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19425 clk cpu0 R X9 0000000000000010 +19426 clk cpu0 IT (19390) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19426 clk cpu0 R cpsr 820003c5 +19427 clk cpu0 IT (19391) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19427 clk cpu0 R X8 0000000000000001 +19428 clk cpu0 IT (19392) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19429 clk cpu0 IT (19393) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19429 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19429 clk cpu0 R X8 0000000003700720 +19430 clk cpu0 IT (19394) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19430 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +19430 clk cpu0 R X9 000000000000000C +19431 clk cpu0 IT (19395) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19431 clk cpu0 R X10 000000000000000C +19432 clk cpu0 IT (19396) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19432 clk cpu0 R X10 000000000000000C +19433 clk cpu0 IT (19397) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19433 clk cpu0 R X8 000000000370072C +19434 clk cpu0 IT (19398) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19434 clk cpu0 MR1 0370072c:000000f0072c_NS 00 +19434 clk cpu0 R X9 0000000000000000 +19435 clk cpu0 IT (19399) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19435 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19435 clk cpu0 R X8 0000000003700600 +19436 clk cpu0 IT (19400) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19436 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002c +19436 clk cpu0 R X8 000000002300002C +19437 clk cpu0 IT (19401) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19437 clk cpu0 MW1 2300002c:00001624002c_NS 00 +19438 clk cpu0 IT (19402) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19438 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19438 clk cpu0 R X8 0000000003700600 +19439 clk cpu0 IT (19403) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19439 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002c +19439 clk cpu0 R X10 000000002300002C +19440 clk cpu0 IT (19404) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19440 clk cpu0 R X11 0000000000000001 +19441 clk cpu0 IT (19405) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19441 clk cpu0 R X10 000000002300002D +19442 clk cpu0 IT (19406) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19442 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002d +19443 clk cpu0 IT (19407) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19443 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +19443 clk cpu0 R X8 000000000000000C +19444 clk cpu0 IT (19408) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19444 clk cpu0 R X8 000000000000000D +19445 clk cpu0 IT (19409) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19445 clk cpu0 MW1 0370053e:000000f0053e_NS 0d +19446 clk cpu0 IT (19410) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19447 clk cpu0 IT (19411) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19447 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +19447 clk cpu0 R X8 000000000000000D +19448 clk cpu0 IT (19412) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19448 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19448 clk cpu0 R X9 0000000000000010 +19449 clk cpu0 IT (19413) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19449 clk cpu0 R cpsr 820003c5 +19450 clk cpu0 IT (19414) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19450 clk cpu0 R X8 0000000000000001 +19451 clk cpu0 IT (19415) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19452 clk cpu0 IT (19416) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19452 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19452 clk cpu0 R X8 0000000003700720 +19453 clk cpu0 IT (19417) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19453 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +19453 clk cpu0 R X9 000000000000000D +19454 clk cpu0 IT (19418) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19454 clk cpu0 R X10 000000000000000D +19455 clk cpu0 IT (19419) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19455 clk cpu0 R X10 000000000000000D +19456 clk cpu0 IT (19420) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19456 clk cpu0 R X8 000000000370072D +19457 clk cpu0 IT (19421) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19457 clk cpu0 MR1 0370072d:000000f0072d_NS 00 +19457 clk cpu0 R X9 0000000000000000 +19458 clk cpu0 IT (19422) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19458 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19458 clk cpu0 R X8 0000000003700600 +19459 clk cpu0 IT (19423) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19459 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002d +19459 clk cpu0 R X8 000000002300002D +19460 clk cpu0 IT (19424) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19460 clk cpu0 MW1 2300002d:00001624002d_NS 00 +19461 clk cpu0 IT (19425) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19461 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19461 clk cpu0 R X8 0000000003700600 +19462 clk cpu0 IT (19426) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19462 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002d +19462 clk cpu0 R X10 000000002300002D +19463 clk cpu0 IT (19427) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19463 clk cpu0 R X11 0000000000000001 +19464 clk cpu0 IT (19428) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19464 clk cpu0 R X10 000000002300002E +19465 clk cpu0 IT (19429) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19465 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002e +19466 clk cpu0 IT (19430) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19466 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +19466 clk cpu0 R X8 000000000000000D +19467 clk cpu0 IT (19431) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19467 clk cpu0 R X8 000000000000000E +19468 clk cpu0 IT (19432) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19468 clk cpu0 MW1 0370053e:000000f0053e_NS 0e +19469 clk cpu0 IT (19433) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19470 clk cpu0 IT (19434) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19470 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +19470 clk cpu0 R X8 000000000000000E +19471 clk cpu0 IT (19435) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19471 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19471 clk cpu0 R X9 0000000000000010 +19472 clk cpu0 IT (19436) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19472 clk cpu0 R cpsr 820003c5 +19473 clk cpu0 IT (19437) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19473 clk cpu0 R X8 0000000000000001 +19474 clk cpu0 IT (19438) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19475 clk cpu0 IT (19439) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19475 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19475 clk cpu0 R X8 0000000003700720 +19476 clk cpu0 IT (19440) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19476 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +19476 clk cpu0 R X9 000000000000000E +19477 clk cpu0 IT (19441) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19477 clk cpu0 R X10 000000000000000E +19478 clk cpu0 IT (19442) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19478 clk cpu0 R X10 000000000000000E +19479 clk cpu0 IT (19443) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19479 clk cpu0 R X8 000000000370072E +19480 clk cpu0 IT (19444) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19480 clk cpu0 MR1 0370072e:000000f0072e_NS 00 +19480 clk cpu0 R X9 0000000000000000 +19481 clk cpu0 IT (19445) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19481 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19481 clk cpu0 R X8 0000000003700600 +19482 clk cpu0 IT (19446) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19482 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002e +19482 clk cpu0 R X8 000000002300002E +19483 clk cpu0 IT (19447) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19483 clk cpu0 MW1 2300002e:00001624002e_NS 00 +19484 clk cpu0 IT (19448) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19484 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19484 clk cpu0 R X8 0000000003700600 +19485 clk cpu0 IT (19449) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19485 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002e +19485 clk cpu0 R X10 000000002300002E +19486 clk cpu0 IT (19450) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19486 clk cpu0 R X11 0000000000000001 +19487 clk cpu0 IT (19451) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19487 clk cpu0 R X10 000000002300002F +19488 clk cpu0 IT (19452) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19488 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300002f +19489 clk cpu0 IT (19453) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19489 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +19489 clk cpu0 R X8 000000000000000E +19490 clk cpu0 IT (19454) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19490 clk cpu0 R X8 000000000000000F +19491 clk cpu0 IT (19455) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19491 clk cpu0 MW1 0370053e:000000f0053e_NS 0f +19492 clk cpu0 IT (19456) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19493 clk cpu0 IT (19457) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19493 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +19493 clk cpu0 R X8 000000000000000F +19494 clk cpu0 IT (19458) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19494 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19494 clk cpu0 R X9 0000000000000010 +19495 clk cpu0 IT (19459) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19495 clk cpu0 R cpsr 820003c5 +19496 clk cpu0 IT (19460) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19496 clk cpu0 R X8 0000000000000001 +19497 clk cpu0 IT (19461) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19498 clk cpu0 IT (19462) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +19498 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700720 +19498 clk cpu0 R X8 0000000003700720 +19499 clk cpu0 IT (19463) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +19499 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +19499 clk cpu0 R X9 000000000000000F +19500 clk cpu0 IT (19464) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +19500 clk cpu0 R X10 000000000000000F +19501 clk cpu0 IT (19465) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +19501 clk cpu0 R X10 000000000000000F +19502 clk cpu0 IT (19466) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +19502 clk cpu0 R X8 000000000370072F +19503 clk cpu0 IT (19467) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +19503 clk cpu0 MR1 0370072f:000000f0072f_NS 00 +19503 clk cpu0 R X9 0000000000000000 +19504 clk cpu0 IT (19468) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19504 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19504 clk cpu0 R X8 0000000003700600 +19505 clk cpu0 IT (19469) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +19505 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002f +19505 clk cpu0 R X8 000000002300002F +19506 clk cpu0 IT (19470) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +19506 clk cpu0 MW1 2300002f:00001624002f_NS 00 +19507 clk cpu0 IT (19471) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +19507 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +19507 clk cpu0 R X8 0000000003700600 +19508 clk cpu0 IT (19472) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +19508 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300002f +19508 clk cpu0 R X10 000000002300002F +19509 clk cpu0 IT (19473) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +19509 clk cpu0 R X11 0000000000000001 +19510 clk cpu0 IT (19474) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +19510 clk cpu0 R X10 0000000023000030 +19511 clk cpu0 IT (19475) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +19511 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000030 +19512 clk cpu0 IT (19476) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19512 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +19512 clk cpu0 R X8 000000000000000F +19513 clk cpu0 IT (19477) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +19513 clk cpu0 R X8 0000000000000010 +19514 clk cpu0 IT (19478) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +19514 clk cpu0 MW1 0370053e:000000f0053e_NS 10 +19515 clk cpu0 IT (19479) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +19516 clk cpu0 IT (19480) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +19516 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +19516 clk cpu0 R X8 0000000000000010 +19517 clk cpu0 IT (19481) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +19517 clk cpu0 MR1 0370053f:000000f0053f_NS 10 +19517 clk cpu0 R X9 0000000000000010 +19518 clk cpu0 IT (19482) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +19518 clk cpu0 R cpsr 620003c5 +19519 clk cpu0 IT (19483) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +19519 clk cpu0 R X8 0000000000000000 +19520 clk cpu0 IS (19484) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +19521 clk cpu0 IT (19485) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +19522 clk cpu0 IT (19486) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +19522 clk cpu0 R SP_EL1 0000000003700550 +19523 clk cpu0 IT (19487) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +19524 clk cpu0 IT (19488) 000119b4:0000100119b4_NS f94053e8 O EL1h_n : LDR x8,[sp,#0xa0] +19524 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19524 clk cpu0 R X8 0000000000000000 +19525 clk cpu0 IT (19489) 000119b8:0000100119b8_NS 52800200 O EL1h_n : MOV w0,#0x10 +19525 clk cpu0 R X0 0000000000000010 +19526 clk cpu0 IT (19490) 000119bc:0000100119bc_NS 5280002a O EL1h_n : MOV w10,#1 +19526 clk cpu0 R X10 0000000000000001 +19526 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cf INVAL 0x0000100a59c0_NS +19526 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cf ALLOC 0x0000100119c0_NS +19526 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0670 ALLOC 0x0000100119c0_NS +19527 clk cpu0 IT (19491) 000119c0:0000100119c0_NS 2a0a03e1 O EL1h_n : MOV w1,w10 +19527 clk cpu0 R X1 0000000000000001 +19528 clk cpu0 IT (19492) 000119c4:0000100119c4_NS 5280006b O EL1h_n : MOV w11,#3 +19528 clk cpu0 R X11 0000000000000003 +19529 clk cpu0 IT (19493) 000119c8:0000100119c8_NS 2a0b03e2 O EL1h_n : MOV w2,w11 +19529 clk cpu0 R X2 0000000000000003 +19530 clk cpu0 IT (19494) 000119cc:0000100119cc_NS 2a0803e3 O EL1h_n : MOV w3,w8 +19530 clk cpu0 R X3 0000000000000000 +19531 clk cpu0 IT (19495) 000119d0:0000100119d0_NS b9000fea O EL1h_n : STR w10,[sp,#0xc] +19531 clk cpu0 MW4 0370055c:000000f0055c_NS 00000001 +19532 clk cpu0 IT (19496) 000119d4:0000100119d4_NS b9000beb O EL1h_n : STR w11,[sp,#8] +19532 clk cpu0 MW4 03700558:000000f00558_NS 00000003 +19533 clk cpu0 IT (19497) 000119d8:0000100119d8_NS 94022747 O EL1h_n : BL 0x9b6f4 +19533 clk cpu0 R X30 00000000000119DC +19534 clk cpu0 IT (19498) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19534 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19534 clk cpu0 R SP_EL1 0000000003700530 +19535 clk cpu0 IT (19499) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19535 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19535 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000119dc +19536 clk cpu0 IT (19500) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19536 clk cpu0 R cpsr 220003c5 +19537 clk cpu0 IT (19501) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19537 clk cpu0 R X19 0000000000000010 +19538 clk cpu0 IS (19502) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19539 clk cpu0 IT (19503) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19539 clk cpu0 R cpsr 620003c5 +19540 clk cpu0 IT (19504) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19541 clk cpu0 IT (19505) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19541 clk cpu0 R X1 0000000000000010 +19542 clk cpu0 IT (19506) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19542 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19542 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000119dc +19542 clk cpu0 R X19 00000000062160A2 +19542 clk cpu0 R X30 00000000000119DC +19543 clk cpu0 IT (19507) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19543 clk cpu0 R X0 0000000000000001 +19544 clk cpu0 IT (19508) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19544 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19544 clk cpu0 R SP_EL1 0000000003700550 +19544 clk cpu0 R X20 FF83FF83FF83FF83 +19545 clk cpu0 IT (19509) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19546 clk cpu0 IT (19510) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19546 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19546 clk cpu0 MW8 03700548:000000f00548_NS 00000000_000119dc +19546 clk cpu0 R SP_EL1 0000000003700540 +19547 clk cpu0 IT (19511) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19547 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19547 clk cpu0 R cpsr 620003c5 +19547 clk cpu0 R PMBIDR_EL1 00000030 +19547 clk cpu0 R ESR_EL1 56000005 +19547 clk cpu0 R SPSR_EL1 620003c5 +19547 clk cpu0 R TRBIDR_EL1 000000000000002b +19547 clk cpu0 R ELR_EL1 000000000009ef50 +19548 clk cpu0 IT (19512) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19549 clk cpu0 IT (19513) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19549 clk cpu0 R SP_EL1 0000000003700440 +19550 clk cpu0 IT (19514) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19550 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19550 clk cpu0 MW8 03700448:000000f00448_NS 00000000_00000010 +19551 clk cpu0 IT (19515) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19551 clk cpu0 R X0 0000000056000005 +19552 clk cpu0 IT (19516) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19552 clk cpu0 R X1 0000000000000015 +19553 clk cpu0 IT (19517) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19553 clk cpu0 R cpsr 620003c5 +19554 clk cpu0 IT (19518) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19555 clk cpu0 IT (19519) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19555 clk cpu0 R X1 0000000000000005 +19556 clk cpu0 IT (19520) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19556 clk cpu0 R cpsr 620003c5 +19557 clk cpu0 IS (19521) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19558 clk cpu0 IT (19522) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19558 clk cpu0 R cpsr 820003c5 +19559 clk cpu0 IS (19523) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19560 clk cpu0 IT (19524) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19560 clk cpu0 R cpsr 820003c5 +19561 clk cpu0 IS (19525) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19562 clk cpu0 IT (19526) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19562 clk cpu0 R cpsr 820003c5 +19563 clk cpu0 IS (19527) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19564 clk cpu0 IT (19528) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19564 clk cpu0 R cpsr 820003c5 +19565 clk cpu0 IS (19529) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19566 clk cpu0 IT (19530) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19566 clk cpu0 R cpsr 820003c5 +19567 clk cpu0 IS (19531) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19568 clk cpu0 IT (19532) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19568 clk cpu0 R cpsr 820003c5 +19569 clk cpu0 IS (19533) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19570 clk cpu0 IT (19534) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19570 clk cpu0 R cpsr 620003c5 +19571 clk cpu0 IT (19535) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19572 clk cpu0 IT (19536) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19572 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19572 clk cpu0 MR8 03700448:000000f00448_NS 00000000_00000010 +19572 clk cpu0 R X0 0000000000000001 +19572 clk cpu0 R X1 0000000000000010 +19573 clk cpu0 IT (19537) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19573 clk cpu0 R SP_EL1 0000000003700540 +19574 clk cpu0 IT (19538) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19574 clk cpu0 R X0 0000000000000010 +19575 clk cpu0 IT (19539) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19575 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19575 clk cpu0 MW8 03700538:000000f00538_NS 00000000_000119dc +19575 clk cpu0 R SP_EL1 0000000003700530 +19576 clk cpu0 IT (19540) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19576 clk cpu0 R X30 00000000000381B4 +19577 clk cpu0 IT (19541) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19577 clk cpu0 R X9 0000000003003000 +19578 clk cpu0 IT (19542) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19578 clk cpu0 R X8 0000000000000004 +19579 clk cpu0 IT (19543) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19579 clk cpu0 R X9 00000000030039C8 +19580 clk cpu0 IT (19544) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19580 clk cpu0 MR8 030039e8:0000008039e8_NS 00000000_0009f3d8 +19580 clk cpu0 R X0 000000000009F3D8 +19581 clk cpu0 IT (19545) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19581 clk cpu0 R cpsr 620007c5 +19582 clk cpu0 IT (19546) 0009f3d8:00001009f3d8_NS d5310400 O EL1h_n : MRS x0,TRCCONFIGR +19582 clk cpu0 R cpsr 620003c5 +19582 clk cpu0 R X0 0000000000000001 +19583 clk cpu0 IT (19547) 0009f3dc:00001009f3dc_NS d65f03c0 O EL1h_n : RET +19584 clk cpu0 IT (19548) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19584 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19584 clk cpu0 MR8 03700538:000000f00538_NS 00000000_000119dc +19584 clk cpu0 R SP_EL1 0000000003700540 +19584 clk cpu0 R X29 FFFFFFFFFE00000F +19584 clk cpu0 R X30 00000000000119DC +19585 clk cpu0 IT (19549) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19585 clk cpu0 R cpsr 620003c5 +19585 clk cpu0 R PMBIDR_EL1 00000030 +19585 clk cpu0 R TRBIDR_EL1 000000000000002b +19586 clk cpu0 IT (19550) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19586 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19586 clk cpu0 MR8 03700548:000000f00548_NS 00000000_000119dc +19586 clk cpu0 R SP_EL1 0000000003700550 +19586 clk cpu0 R X29 FFFFFFFFFE00000F +19586 clk cpu0 R X30 00000000000119DC +19587 clk cpu0 IT (19551) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19588 clk cpu0 IT (19552) 000119dc:0000100119dc_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +19588 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19588 clk cpu0 R X9 0000000003700700 +19589 clk cpu0 IT (19553) 000119e0:0000100119e0_NS f9400fec O EL1h_n : LDR x12,[sp,#0x18] +19589 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19589 clk cpu0 R X12 0000000000000010 +19590 clk cpu0 IT (19554) 000119e4:0000100119e4_NS 8b0c0129 O EL1h_n : ADD x9,x9,x12 +19590 clk cpu0 R X9 0000000003700710 +19591 clk cpu0 IT (19555) 000119e8:0000100119e8_NS d280040d O EL1h_n : MOV x13,#0x20 +19591 clk cpu0 R X13 0000000000000020 +19592 clk cpu0 IT (19556) 000119ec:0000100119ec_NS f9001120 O EL1h_n : STR x0,[x9,#0x20] +19592 clk cpu0 MW8 03700730:000000f00730_NS 00000000_00000001 +19593 clk cpu0 IT (19557) 000119f0:0000100119f0_NS f94053e9 O EL1h_n : LDR x9,[sp,#0xa0] +19593 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19593 clk cpu0 R X9 0000000000000000 +19594 clk cpu0 IT (19558) 000119f4:0000100119f4_NS 52800800 O EL1h_n : MOV w0,#0x40 +19594 clk cpu0 R X0 0000000000000040 +19595 clk cpu0 IT (19559) 000119f8:0000100119f8_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19595 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19595 clk cpu0 R X1 0000000000000001 +19596 clk cpu0 IT (19560) 000119fc:0000100119fc_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19596 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19596 clk cpu0 R X2 0000000000000003 +19596 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d0 INVAL 0x0000100a5a00 +19596 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d0 ALLOC 0x000010011a00_NS +19596 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0680 ALLOC 0x000010011a00_NS +19597 clk cpu0 IT (19561) 00011a00:000010011a00_NS 2a0903e3 O EL1h_n : MOV w3,w9 +19597 clk cpu0 R X3 0000000000000000 +19598 clk cpu0 IT (19562) 00011a04:000010011a04_NS f90003ed O EL1h_n : STR x13,[sp,#0] +19598 clk cpu0 MW8 03700550:000000f00550_NS 00000000_00000020 +19599 clk cpu0 IT (19563) 00011a08:000010011a08_NS 9402273b O EL1h_n : BL 0x9b6f4 +19599 clk cpu0 R X30 0000000000011A0C +19600 clk cpu0 IT (19564) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19600 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19600 clk cpu0 R SP_EL1 0000000003700530 +19601 clk cpu0 IT (19565) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19601 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19601 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a0c +19602 clk cpu0 IT (19566) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19602 clk cpu0 R cpsr 220003c5 +19603 clk cpu0 IT (19567) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19603 clk cpu0 R X19 0000000000000040 +19604 clk cpu0 IS (19568) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19605 clk cpu0 IT (19569) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19605 clk cpu0 R cpsr 620003c5 +19606 clk cpu0 IT (19570) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19607 clk cpu0 IT (19571) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19607 clk cpu0 R X1 0000000000000040 +19608 clk cpu0 IT (19572) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19608 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19608 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a0c +19608 clk cpu0 R X19 00000000062160A2 +19608 clk cpu0 R X30 0000000000011A0C +19609 clk cpu0 IT (19573) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19609 clk cpu0 R X0 0000000000000001 +19610 clk cpu0 IT (19574) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19610 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19610 clk cpu0 R SP_EL1 0000000003700550 +19610 clk cpu0 R X20 FF83FF83FF83FF83 +19611 clk cpu0 IT (19575) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19612 clk cpu0 IT (19576) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19612 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19612 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a0c +19612 clk cpu0 R SP_EL1 0000000003700540 +19613 clk cpu0 IT (19577) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19613 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19613 clk cpu0 R cpsr 620003c5 +19613 clk cpu0 R PMBIDR_EL1 00000030 +19613 clk cpu0 R ESR_EL1 56000005 +19613 clk cpu0 R SPSR_EL1 620003c5 +19613 clk cpu0 R TRBIDR_EL1 000000000000002b +19613 clk cpu0 R ELR_EL1 000000000009ef50 +19614 clk cpu0 IT (19578) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19615 clk cpu0 IT (19579) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19615 clk cpu0 R SP_EL1 0000000003700440 +19616 clk cpu0 IT (19580) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19616 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19616 clk cpu0 MW8 03700448:000000f00448_NS 00000000_00000040 +19617 clk cpu0 IT (19581) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19617 clk cpu0 R X0 0000000056000005 +19618 clk cpu0 IT (19582) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19618 clk cpu0 R X1 0000000000000015 +19619 clk cpu0 IT (19583) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19619 clk cpu0 R cpsr 620003c5 +19620 clk cpu0 IT (19584) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19621 clk cpu0 IT (19585) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19621 clk cpu0 R X1 0000000000000005 +19622 clk cpu0 IT (19586) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19622 clk cpu0 R cpsr 620003c5 +19623 clk cpu0 IS (19587) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19624 clk cpu0 IT (19588) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19624 clk cpu0 R cpsr 820003c5 +19625 clk cpu0 IS (19589) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19626 clk cpu0 IT (19590) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19626 clk cpu0 R cpsr 820003c5 +19627 clk cpu0 IS (19591) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19628 clk cpu0 IT (19592) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19628 clk cpu0 R cpsr 820003c5 +19629 clk cpu0 IS (19593) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19630 clk cpu0 IT (19594) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19630 clk cpu0 R cpsr 820003c5 +19631 clk cpu0 IS (19595) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19632 clk cpu0 IT (19596) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19632 clk cpu0 R cpsr 820003c5 +19633 clk cpu0 IS (19597) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19634 clk cpu0 IT (19598) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19634 clk cpu0 R cpsr 820003c5 +19635 clk cpu0 IS (19599) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19636 clk cpu0 IT (19600) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19636 clk cpu0 R cpsr 620003c5 +19637 clk cpu0 IT (19601) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19638 clk cpu0 IT (19602) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19638 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19638 clk cpu0 MR8 03700448:000000f00448_NS 00000000_00000040 +19638 clk cpu0 R X0 0000000000000001 +19638 clk cpu0 R X1 0000000000000040 +19639 clk cpu0 IT (19603) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19639 clk cpu0 R SP_EL1 0000000003700540 +19640 clk cpu0 IT (19604) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19640 clk cpu0 R X0 0000000000000040 +19641 clk cpu0 IT (19605) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19641 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19641 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011a0c +19641 clk cpu0 R SP_EL1 0000000003700530 +19642 clk cpu0 IT (19606) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19642 clk cpu0 R X30 00000000000381B4 +19643 clk cpu0 IT (19607) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19643 clk cpu0 R X9 0000000003003000 +19644 clk cpu0 IT (19608) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19644 clk cpu0 R X8 0000000000000010 +19645 clk cpu0 IT (19609) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19645 clk cpu0 R X9 00000000030039C8 +19646 clk cpu0 IT (19610) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19646 clk cpu0 MR8 03003a48:000000803a48_NS 00000000_0009f438 +19646 clk cpu0 R X0 000000000009F438 +19646 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01d2 ALLOC 0x000000803a40_NS +19646 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0e92 ALLOC 0x000000803a40_NS +19647 clk cpu0 IT (19611) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19647 clk cpu0 R cpsr 620007c5 +19647 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a1 ALLOC 0x00001009f400_NS +19647 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1d00 ALLOC 0x00001009f400_NS +19648 clk cpu0 IT (19612) 0009f438:00001009f438_NS d5310020 O EL1h_n : MRS x0,TRCTRACEIDR +19648 clk cpu0 R cpsr 620003c5 +19648 clk cpu0 R X0 0000000000000002 +19649 clk cpu0 IT (19613) 0009f43c:00001009f43c_NS d65f03c0 O EL1h_n : RET +19650 clk cpu0 IT (19614) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19650 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19650 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011a0c +19650 clk cpu0 R SP_EL1 0000000003700540 +19650 clk cpu0 R X29 FFFFFFFFFE00000F +19650 clk cpu0 R X30 0000000000011A0C +19651 clk cpu0 IT (19615) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19651 clk cpu0 R cpsr 620003c5 +19651 clk cpu0 R PMBIDR_EL1 00000030 +19651 clk cpu0 R TRBIDR_EL1 000000000000002b +19652 clk cpu0 IT (19616) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19652 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19652 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a0c +19652 clk cpu0 R SP_EL1 0000000003700550 +19652 clk cpu0 R X29 FFFFFFFFFE00000F +19652 clk cpu0 R X30 0000000000011A0C +19653 clk cpu0 IT (19617) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19654 clk cpu0 IT (19618) 00011a0c:000010011a0c_NS f9405fec O EL1h_n : LDR x12,[sp,#0xb8] +19654 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19654 clk cpu0 R X12 0000000003700700 +19655 clk cpu0 IT (19619) 00011a10:000010011a10_NS f9400fed O EL1h_n : LDR x13,[sp,#0x18] +19655 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19655 clk cpu0 R X13 0000000000000010 +19656 clk cpu0 IT (19620) 00011a14:000010011a14_NS 8b0d018c O EL1h_n : ADD x12,x12,x13 +19656 clk cpu0 R X12 0000000003700710 +19657 clk cpu0 IT (19621) 00011a18:000010011a18_NS f94003ee O EL1h_n : LDR x14,[sp,#0] +19657 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19657 clk cpu0 R X14 0000000000000020 +19658 clk cpu0 IT (19622) 00011a1c:000010011a1c_NS 8b0e018c O EL1h_n : ADD x12,x12,x14 +19658 clk cpu0 R X12 0000000003700730 +19659 clk cpu0 IT (19623) 00011a20:000010011a20_NS f9000580 O EL1h_n : STR x0,[x12,#8] +19659 clk cpu0 MW8 03700738:000000f00738_NS 00000000_00000002 +19660 clk cpu0 IT (19624) 00011a24:000010011a24_NS f94053ec O EL1h_n : LDR x12,[sp,#0xa0] +19660 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19660 clk cpu0 R X12 0000000000000000 +19661 clk cpu0 IT (19625) 00011a28:000010011a28_NS 5281f780 O EL1h_n : MOV w0,#0xfbc +19661 clk cpu0 R X0 0000000000000FBC +19662 clk cpu0 IT (19626) 00011a2c:000010011a2c_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19662 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19662 clk cpu0 R X1 0000000000000001 +19663 clk cpu0 IT (19627) 00011a30:000010011a30_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19663 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19663 clk cpu0 R X2 0000000000000003 +19664 clk cpu0 IT (19628) 00011a34:000010011a34_NS 2a0c03e3 O EL1h_n : MOV w3,w12 +19664 clk cpu0 R X3 0000000000000000 +19665 clk cpu0 IT (19629) 00011a38:000010011a38_NS 9402272f O EL1h_n : BL 0x9b6f4 +19665 clk cpu0 R X30 0000000000011A3C +19666 clk cpu0 IT (19630) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19666 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19666 clk cpu0 R SP_EL1 0000000003700530 +19667 clk cpu0 IT (19631) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19667 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19667 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a3c +19668 clk cpu0 IT (19632) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19668 clk cpu0 R cpsr 220003c5 +19669 clk cpu0 IT (19633) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19669 clk cpu0 R X19 0000000000000FBC +19670 clk cpu0 IS (19634) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19671 clk cpu0 IT (19635) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19671 clk cpu0 R cpsr 620003c5 +19672 clk cpu0 IT (19636) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19673 clk cpu0 IT (19637) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19673 clk cpu0 R X1 0000000000000FBC +19674 clk cpu0 IT (19638) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19674 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19674 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a3c +19674 clk cpu0 R X19 00000000062160A2 +19674 clk cpu0 R X30 0000000000011A3C +19675 clk cpu0 IT (19639) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19675 clk cpu0 R X0 0000000000000001 +19676 clk cpu0 IT (19640) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19676 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19676 clk cpu0 R SP_EL1 0000000003700550 +19676 clk cpu0 R X20 FF83FF83FF83FF83 +19677 clk cpu0 IT (19641) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19678 clk cpu0 IT (19642) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19678 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19678 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a3c +19678 clk cpu0 R SP_EL1 0000000003700540 +19679 clk cpu0 IT (19643) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19679 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19679 clk cpu0 R cpsr 620003c5 +19679 clk cpu0 R PMBIDR_EL1 00000030 +19679 clk cpu0 R ESR_EL1 56000005 +19679 clk cpu0 R SPSR_EL1 620003c5 +19679 clk cpu0 R TRBIDR_EL1 000000000000002b +19679 clk cpu0 R ELR_EL1 000000000009ef50 +19680 clk cpu0 IT (19644) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19681 clk cpu0 IT (19645) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19681 clk cpu0 R SP_EL1 0000000003700440 +19682 clk cpu0 IT (19646) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19682 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19682 clk cpu0 MW8 03700448:000000f00448_NS 00000000_00000fbc +19683 clk cpu0 IT (19647) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19683 clk cpu0 R X0 0000000056000005 +19684 clk cpu0 IT (19648) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19684 clk cpu0 R X1 0000000000000015 +19685 clk cpu0 IT (19649) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19685 clk cpu0 R cpsr 620003c5 +19686 clk cpu0 IT (19650) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19687 clk cpu0 IT (19651) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19687 clk cpu0 R X1 0000000000000005 +19688 clk cpu0 IT (19652) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19688 clk cpu0 R cpsr 620003c5 +19689 clk cpu0 IS (19653) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19690 clk cpu0 IT (19654) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19690 clk cpu0 R cpsr 820003c5 +19691 clk cpu0 IS (19655) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19692 clk cpu0 IT (19656) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19692 clk cpu0 R cpsr 820003c5 +19693 clk cpu0 IS (19657) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19694 clk cpu0 IT (19658) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19694 clk cpu0 R cpsr 820003c5 +19695 clk cpu0 IS (19659) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19696 clk cpu0 IT (19660) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19696 clk cpu0 R cpsr 820003c5 +19697 clk cpu0 IS (19661) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19698 clk cpu0 IT (19662) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19698 clk cpu0 R cpsr 820003c5 +19699 clk cpu0 IS (19663) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19700 clk cpu0 IT (19664) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19700 clk cpu0 R cpsr 820003c5 +19701 clk cpu0 IS (19665) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19702 clk cpu0 IT (19666) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19702 clk cpu0 R cpsr 620003c5 +19703 clk cpu0 IT (19667) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19704 clk cpu0 IT (19668) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19704 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19704 clk cpu0 MR8 03700448:000000f00448_NS 00000000_00000fbc +19704 clk cpu0 R X0 0000000000000001 +19704 clk cpu0 R X1 0000000000000FBC +19705 clk cpu0 IT (19669) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19705 clk cpu0 R SP_EL1 0000000003700540 +19706 clk cpu0 IT (19670) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19706 clk cpu0 R X0 0000000000000FBC +19707 clk cpu0 IT (19671) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19707 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19707 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011a3c +19707 clk cpu0 R SP_EL1 0000000003700530 +19708 clk cpu0 IT (19672) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19708 clk cpu0 R X30 00000000000381B4 +19709 clk cpu0 IT (19673) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19709 clk cpu0 R X9 0000000003003000 +19710 clk cpu0 IT (19674) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19710 clk cpu0 R X8 00000000000003EF +19711 clk cpu0 IT (19675) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19711 clk cpu0 R X9 00000000030039C8 +19712 clk cpu0 IT (19676) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19712 clk cpu0 MR8 03005940:000000805940_NS 00000000_000a1030 +19712 clk cpu0 R X0 00000000000A1030 +19712 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 00ca ALLOC 0x000000805940_NS +19712 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1653 ALLOC 0x000000805940_NS +19713 clk cpu0 IT (19677) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19713 clk cpu0 R cpsr 620007c5 +19713 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0081 ALLOC 0x0000100a1000_NS +19713 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0401 ALLOC 0x0000100a1000_NS +19714 clk cpu0 IT (19678) 000a1030:0000100a1030_NS d5317fc0 O EL1h_n : MRS x0,TRCDEVARCH +19714 clk cpu0 R cpsr 620003c5 +19714 clk cpu0 R X0 0000000047705A13 +19715 clk cpu0 IT (19679) 000a1034:0000100a1034_NS d65f03c0 O EL1h_n : RET +19716 clk cpu0 IT (19680) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19716 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19716 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011a3c +19716 clk cpu0 R SP_EL1 0000000003700540 +19716 clk cpu0 R X29 FFFFFFFFFE00000F +19716 clk cpu0 R X30 0000000000011A3C +19717 clk cpu0 IT (19681) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19717 clk cpu0 R cpsr 620003c5 +19717 clk cpu0 R PMBIDR_EL1 00000030 +19717 clk cpu0 R TRBIDR_EL1 000000000000002b +19718 clk cpu0 IT (19682) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19718 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19718 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a3c +19718 clk cpu0 R SP_EL1 0000000003700550 +19718 clk cpu0 R X29 FFFFFFFFFE00000F +19718 clk cpu0 R X30 0000000000011A3C +19719 clk cpu0 IT (19683) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19720 clk cpu0 IT (19684) 00011a3c:000010011a3c_NS f9405fed O EL1h_n : LDR x13,[sp,#0xb8] +19720 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19720 clk cpu0 R X13 0000000003700700 +19720 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d3 INVAL 0x0000100a5a40_NS +19720 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d3 ALLOC 0x000010011a40_NS +19720 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0690 ALLOC 0x000010011a40_NS +19721 clk cpu0 IT (19685) 00011a40:000010011a40_NS f9400fee O EL1h_n : LDR x14,[sp,#0x18] +19721 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19721 clk cpu0 R X14 0000000000000010 +19722 clk cpu0 IT (19686) 00011a44:000010011a44_NS 8b0e01ad O EL1h_n : ADD x13,x13,x14 +19722 clk cpu0 R X13 0000000003700710 +19723 clk cpu0 IT (19687) 00011a48:000010011a48_NS f94003ef O EL1h_n : LDR x15,[sp,#0] +19723 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19723 clk cpu0 R X15 0000000000000020 +19724 clk cpu0 IT (19688) 00011a4c:000010011a4c_NS 8b0f01ad O EL1h_n : ADD x13,x13,x15 +19724 clk cpu0 R X13 0000000003700730 +19725 clk cpu0 IT (19689) 00011a50:000010011a50_NS f90009a0 O EL1h_n : STR x0,[x13,#0x10] +19725 clk cpu0 MW8 03700740:000000f00740_NS 00000000_47705a13 +19725 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003a INVAL 0x000010018740 +19725 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003a ALLOC 0x000000f00740_NS +19725 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 003a DIRTY 0x000000f00740_NS +19725 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000000f00740_NS +19725 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000000f00740_NS +19726 clk cpu0 IT (19690) 00011a54:000010011a54_NS f94053ed O EL1h_n : LDR x13,[sp,#0xa0] +19726 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19726 clk cpu0 R X13 0000000000000000 +19727 clk cpu0 IT (19691) 00011a58:000010011a58_NS 52803c00 O EL1h_n : MOV w0,#0x1e0 +19727 clk cpu0 R X0 00000000000001E0 +19728 clk cpu0 IT (19692) 00011a5c:000010011a5c_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19728 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19728 clk cpu0 R X1 0000000000000001 +19729 clk cpu0 IT (19693) 00011a60:000010011a60_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19729 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19729 clk cpu0 R X2 0000000000000003 +19730 clk cpu0 IT (19694) 00011a64:000010011a64_NS 2a0d03e3 O EL1h_n : MOV w3,w13 +19730 clk cpu0 R X3 0000000000000000 +19731 clk cpu0 IT (19695) 00011a68:000010011a68_NS 94022723 O EL1h_n : BL 0x9b6f4 +19731 clk cpu0 R X30 0000000000011A6C +19732 clk cpu0 IT (19696) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19732 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19732 clk cpu0 R SP_EL1 0000000003700530 +19733 clk cpu0 IT (19697) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19733 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19733 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a6c +19734 clk cpu0 IT (19698) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19734 clk cpu0 R cpsr 220003c5 +19735 clk cpu0 IT (19699) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19735 clk cpu0 R X19 00000000000001E0 +19736 clk cpu0 IS (19700) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19737 clk cpu0 IT (19701) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19737 clk cpu0 R cpsr 620003c5 +19738 clk cpu0 IT (19702) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19739 clk cpu0 IT (19703) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19739 clk cpu0 R X1 00000000000001E0 +19740 clk cpu0 IT (19704) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19740 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19740 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a6c +19740 clk cpu0 R X19 00000000062160A2 +19740 clk cpu0 R X30 0000000000011A6C +19741 clk cpu0 IT (19705) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19741 clk cpu0 R X0 0000000000000001 +19742 clk cpu0 IT (19706) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19742 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19742 clk cpu0 R SP_EL1 0000000003700550 +19742 clk cpu0 R X20 FF83FF83FF83FF83 +19743 clk cpu0 IT (19707) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19744 clk cpu0 IT (19708) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19744 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19744 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a6c +19744 clk cpu0 R SP_EL1 0000000003700540 +19745 clk cpu0 IT (19709) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19745 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19745 clk cpu0 R cpsr 620003c5 +19745 clk cpu0 R PMBIDR_EL1 00000030 +19745 clk cpu0 R ESR_EL1 56000005 +19745 clk cpu0 R SPSR_EL1 620003c5 +19745 clk cpu0 R TRBIDR_EL1 000000000000002b +19745 clk cpu0 R ELR_EL1 000000000009ef50 +19746 clk cpu0 IT (19710) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19747 clk cpu0 IT (19711) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19747 clk cpu0 R SP_EL1 0000000003700440 +19748 clk cpu0 IT (19712) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19748 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19748 clk cpu0 MW8 03700448:000000f00448_NS 00000000_000001e0 +19749 clk cpu0 IT (19713) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19749 clk cpu0 R X0 0000000056000005 +19750 clk cpu0 IT (19714) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19750 clk cpu0 R X1 0000000000000015 +19751 clk cpu0 IT (19715) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19751 clk cpu0 R cpsr 620003c5 +19752 clk cpu0 IT (19716) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19753 clk cpu0 IT (19717) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19753 clk cpu0 R X1 0000000000000005 +19754 clk cpu0 IT (19718) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19754 clk cpu0 R cpsr 620003c5 +19755 clk cpu0 IS (19719) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19756 clk cpu0 IT (19720) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19756 clk cpu0 R cpsr 820003c5 +19757 clk cpu0 IS (19721) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19758 clk cpu0 IT (19722) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19758 clk cpu0 R cpsr 820003c5 +19759 clk cpu0 IS (19723) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19760 clk cpu0 IT (19724) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19760 clk cpu0 R cpsr 820003c5 +19761 clk cpu0 IS (19725) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19762 clk cpu0 IT (19726) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19762 clk cpu0 R cpsr 820003c5 +19763 clk cpu0 IS (19727) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19764 clk cpu0 IT (19728) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19764 clk cpu0 R cpsr 820003c5 +19765 clk cpu0 IS (19729) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19766 clk cpu0 IT (19730) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19766 clk cpu0 R cpsr 820003c5 +19767 clk cpu0 IS (19731) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19768 clk cpu0 IT (19732) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19768 clk cpu0 R cpsr 620003c5 +19769 clk cpu0 IT (19733) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19770 clk cpu0 IT (19734) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19770 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19770 clk cpu0 MR8 03700448:000000f00448_NS 00000000_000001e0 +19770 clk cpu0 R X0 0000000000000001 +19770 clk cpu0 R X1 00000000000001E0 +19771 clk cpu0 IT (19735) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19771 clk cpu0 R SP_EL1 0000000003700540 +19772 clk cpu0 IT (19736) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19772 clk cpu0 R X0 00000000000001E0 +19773 clk cpu0 IT (19737) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19773 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19773 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011a6c +19773 clk cpu0 R SP_EL1 0000000003700530 +19774 clk cpu0 IT (19738) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19774 clk cpu0 R X30 00000000000381B4 +19775 clk cpu0 IT (19739) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19775 clk cpu0 R X9 0000000003003000 +19776 clk cpu0 IT (19740) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19776 clk cpu0 R X8 0000000000000078 +19777 clk cpu0 IT (19741) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19777 clk cpu0 R X9 00000000030039C8 +19778 clk cpu0 IT (19742) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19778 clk cpu0 MR8 03003d88:000000803d88_NS 00000000_0009f778 +19778 clk cpu0 R X0 000000000009F778 +19779 clk cpu0 IT (19743) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19779 clk cpu0 R cpsr 620007c5 +19780 clk cpu0 IT (19744) 0009f778:00001009f778_NS d53108e0 O EL1h_n : MRS x0,TRCIDR0 +19780 clk cpu0 R cpsr 620003c5 +19780 clk cpu0 R X0 0000000008000AA1 +19781 clk cpu0 IT (19745) 0009f77c:00001009f77c_NS d65f03c0 O EL1h_n : RET +19782 clk cpu0 IT (19746) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19782 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19782 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011a6c +19782 clk cpu0 R SP_EL1 0000000003700540 +19782 clk cpu0 R X29 FFFFFFFFFE00000F +19782 clk cpu0 R X30 0000000000011A6C +19783 clk cpu0 IT (19747) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19783 clk cpu0 R cpsr 620003c5 +19783 clk cpu0 R PMBIDR_EL1 00000030 +19783 clk cpu0 R TRBIDR_EL1 000000000000002b +19784 clk cpu0 IT (19748) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19784 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19784 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a6c +19784 clk cpu0 R SP_EL1 0000000003700550 +19784 clk cpu0 R X29 FFFFFFFFFE00000F +19784 clk cpu0 R X30 0000000000011A6C +19785 clk cpu0 IT (19749) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19786 clk cpu0 IT (19750) 00011a6c:000010011a6c_NS f9405fee O EL1h_n : LDR x14,[sp,#0xb8] +19786 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19786 clk cpu0 R X14 0000000003700700 +19787 clk cpu0 IT (19751) 00011a70:000010011a70_NS f9400fef O EL1h_n : LDR x15,[sp,#0x18] +19787 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19787 clk cpu0 R X15 0000000000000010 +19788 clk cpu0 IT (19752) 00011a74:000010011a74_NS 8b0f01ce O EL1h_n : ADD x14,x14,x15 +19788 clk cpu0 R X14 0000000003700710 +19789 clk cpu0 IT (19753) 00011a78:000010011a78_NS f94003f0 O EL1h_n : LDR x16,[sp,#0] +19789 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19789 clk cpu0 R X16 0000000000000020 +19790 clk cpu0 IT (19754) 00011a7c:000010011a7c_NS 8b1001ce O EL1h_n : ADD x14,x14,x16 +19790 clk cpu0 R X14 0000000003700730 +19790 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d4 ALLOC 0x000010011a80_NS +19790 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06a0 ALLOC 0x000010011a80_NS +19791 clk cpu0 IT (19755) 00011a80:000010011a80_NS f9000dc0 O EL1h_n : STR x0,[x14,#0x18] +19791 clk cpu0 MW8 03700748:000000f00748_NS 00000000_08000aa1 +19792 clk cpu0 IT (19756) 00011a84:000010011a84_NS f94053ee O EL1h_n : LDR x14,[sp,#0xa0] +19792 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19792 clk cpu0 R X14 0000000000000000 +19793 clk cpu0 IT (19757) 00011a88:000010011a88_NS 52803c80 O EL1h_n : MOV w0,#0x1e4 +19793 clk cpu0 R X0 00000000000001E4 +19794 clk cpu0 IT (19758) 00011a8c:000010011a8c_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19794 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19794 clk cpu0 R X1 0000000000000001 +19795 clk cpu0 IT (19759) 00011a90:000010011a90_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19795 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19795 clk cpu0 R X2 0000000000000003 +19796 clk cpu0 IT (19760) 00011a94:000010011a94_NS 2a0e03e3 O EL1h_n : MOV w3,w14 +19796 clk cpu0 R X3 0000000000000000 +19797 clk cpu0 IT (19761) 00011a98:000010011a98_NS 94022717 O EL1h_n : BL 0x9b6f4 +19797 clk cpu0 R X30 0000000000011A9C +19798 clk cpu0 IT (19762) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19798 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19798 clk cpu0 R SP_EL1 0000000003700530 +19799 clk cpu0 IT (19763) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19799 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19799 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a9c +19800 clk cpu0 IT (19764) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19800 clk cpu0 R cpsr 220003c5 +19801 clk cpu0 IT (19765) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19801 clk cpu0 R X19 00000000000001E4 +19802 clk cpu0 IS (19766) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19803 clk cpu0 IT (19767) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19803 clk cpu0 R cpsr 620003c5 +19804 clk cpu0 IT (19768) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19805 clk cpu0 IT (19769) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19805 clk cpu0 R X1 00000000000001E4 +19806 clk cpu0 IT (19770) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19806 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19806 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a9c +19806 clk cpu0 R X19 00000000062160A2 +19806 clk cpu0 R X30 0000000000011A9C +19807 clk cpu0 IT (19771) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19807 clk cpu0 R X0 0000000000000001 +19808 clk cpu0 IT (19772) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19808 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19808 clk cpu0 R SP_EL1 0000000003700550 +19808 clk cpu0 R X20 FF83FF83FF83FF83 +19809 clk cpu0 IT (19773) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19810 clk cpu0 IT (19774) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19810 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19810 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011a9c +19810 clk cpu0 R SP_EL1 0000000003700540 +19811 clk cpu0 IT (19775) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19811 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19811 clk cpu0 R cpsr 620003c5 +19811 clk cpu0 R PMBIDR_EL1 00000030 +19811 clk cpu0 R ESR_EL1 56000005 +19811 clk cpu0 R SPSR_EL1 620003c5 +19811 clk cpu0 R TRBIDR_EL1 000000000000002b +19811 clk cpu0 R ELR_EL1 000000000009ef50 +19812 clk cpu0 IT (19776) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19813 clk cpu0 IT (19777) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19813 clk cpu0 R SP_EL1 0000000003700440 +19814 clk cpu0 IT (19778) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19814 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19814 clk cpu0 MW8 03700448:000000f00448_NS 00000000_000001e4 +19815 clk cpu0 IT (19779) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19815 clk cpu0 R X0 0000000056000005 +19816 clk cpu0 IT (19780) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19816 clk cpu0 R X1 0000000000000015 +19817 clk cpu0 IT (19781) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19817 clk cpu0 R cpsr 620003c5 +19818 clk cpu0 IT (19782) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19819 clk cpu0 IT (19783) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19819 clk cpu0 R X1 0000000000000005 +19820 clk cpu0 IT (19784) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19820 clk cpu0 R cpsr 620003c5 +19821 clk cpu0 IS (19785) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19822 clk cpu0 IT (19786) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19822 clk cpu0 R cpsr 820003c5 +19823 clk cpu0 IS (19787) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19824 clk cpu0 IT (19788) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19824 clk cpu0 R cpsr 820003c5 +19825 clk cpu0 IS (19789) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19826 clk cpu0 IT (19790) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19826 clk cpu0 R cpsr 820003c5 +19827 clk cpu0 IS (19791) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19828 clk cpu0 IT (19792) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19828 clk cpu0 R cpsr 820003c5 +19829 clk cpu0 IS (19793) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19830 clk cpu0 IT (19794) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19830 clk cpu0 R cpsr 820003c5 +19831 clk cpu0 IS (19795) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19832 clk cpu0 IT (19796) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19832 clk cpu0 R cpsr 820003c5 +19833 clk cpu0 IS (19797) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19834 clk cpu0 IT (19798) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19834 clk cpu0 R cpsr 620003c5 +19835 clk cpu0 IT (19799) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19836 clk cpu0 IT (19800) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19836 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19836 clk cpu0 MR8 03700448:000000f00448_NS 00000000_000001e4 +19836 clk cpu0 R X0 0000000000000001 +19836 clk cpu0 R X1 00000000000001E4 +19837 clk cpu0 IT (19801) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19837 clk cpu0 R SP_EL1 0000000003700540 +19838 clk cpu0 IT (19802) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19838 clk cpu0 R X0 00000000000001E4 +19839 clk cpu0 IT (19803) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19839 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19839 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011a9c +19839 clk cpu0 R SP_EL1 0000000003700530 +19840 clk cpu0 IT (19804) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19840 clk cpu0 R X30 00000000000381B4 +19841 clk cpu0 IT (19805) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19841 clk cpu0 R X9 0000000003003000 +19842 clk cpu0 IT (19806) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19842 clk cpu0 R X8 0000000000000079 +19843 clk cpu0 IT (19807) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19843 clk cpu0 R X9 00000000030039C8 +19844 clk cpu0 IT (19808) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19844 clk cpu0 MR8 03003d90:000000803d90_NS 00000000_0009f780 +19844 clk cpu0 R X0 000000000009F780 +19845 clk cpu0 IT (19809) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19845 clk cpu0 R cpsr 620007c5 +19846 clk cpu0 IT (19810) 0009f780:00001009f780_NS d53109e0 O EL1h_n : MRS x0,TRCIDR1 +19846 clk cpu0 R cpsr 620003c5 +19846 clk cpu0 R X0 000000004100FFF0 +19847 clk cpu0 IT (19811) 0009f784:00001009f784_NS d65f03c0 O EL1h_n : RET +19848 clk cpu0 IT (19812) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19848 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19848 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011a9c +19848 clk cpu0 R SP_EL1 0000000003700540 +19848 clk cpu0 R X29 FFFFFFFFFE00000F +19848 clk cpu0 R X30 0000000000011A9C +19849 clk cpu0 IT (19813) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19849 clk cpu0 R cpsr 620003c5 +19849 clk cpu0 R PMBIDR_EL1 00000030 +19849 clk cpu0 R TRBIDR_EL1 000000000000002b +19850 clk cpu0 IT (19814) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19850 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19850 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011a9c +19850 clk cpu0 R SP_EL1 0000000003700550 +19850 clk cpu0 R X29 FFFFFFFFFE00000F +19850 clk cpu0 R X30 0000000000011A9C +19851 clk cpu0 IT (19815) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19852 clk cpu0 IT (19816) 00011a9c:000010011a9c_NS f9405fef O EL1h_n : LDR x15,[sp,#0xb8] +19852 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19852 clk cpu0 R X15 0000000003700700 +19853 clk cpu0 IT (19817) 00011aa0:000010011aa0_NS f9400ff0 O EL1h_n : LDR x16,[sp,#0x18] +19853 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19853 clk cpu0 R X16 0000000000000010 +19854 clk cpu0 IT (19818) 00011aa4:000010011aa4_NS 8b1001ef O EL1h_n : ADD x15,x15,x16 +19854 clk cpu0 R X15 0000000003700710 +19855 clk cpu0 IT (19819) 00011aa8:000010011aa8_NS f94003f1 O EL1h_n : LDR x17,[sp,#0] +19855 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19855 clk cpu0 R X17 0000000000000020 +19856 clk cpu0 IT (19820) 00011aac:000010011aac_NS 8b1101ef O EL1h_n : ADD x15,x15,x17 +19856 clk cpu0 R X15 0000000003700730 +19857 clk cpu0 IT (19821) 00011ab0:000010011ab0_NS f90011e0 O EL1h_n : STR x0,[x15,#0x20] +19857 clk cpu0 MW8 03700750:000000f00750_NS 00000000_4100fff0 +19858 clk cpu0 IT (19822) 00011ab4:000010011ab4_NS f94053ef O EL1h_n : LDR x15,[sp,#0xa0] +19858 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19858 clk cpu0 R X15 0000000000000000 +19859 clk cpu0 IT (19823) 00011ab8:000010011ab8_NS 52803d00 O EL1h_n : MOV w0,#0x1e8 +19859 clk cpu0 R X0 00000000000001E8 +19860 clk cpu0 IT (19824) 00011abc:000010011abc_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19860 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19860 clk cpu0 R X1 0000000000000001 +19860 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d7 ALLOC 0x000010011ac0_NS +19860 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06b0 ALLOC 0x000010011ac0_NS +19861 clk cpu0 IT (19825) 00011ac0:000010011ac0_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19861 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19861 clk cpu0 R X2 0000000000000003 +19862 clk cpu0 IT (19826) 00011ac4:000010011ac4_NS 2a0f03e3 O EL1h_n : MOV w3,w15 +19862 clk cpu0 R X3 0000000000000000 +19863 clk cpu0 IT (19827) 00011ac8:000010011ac8_NS 9402270b O EL1h_n : BL 0x9b6f4 +19863 clk cpu0 R X30 0000000000011ACC +19864 clk cpu0 IT (19828) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19864 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19864 clk cpu0 R SP_EL1 0000000003700530 +19865 clk cpu0 IT (19829) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19865 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19865 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011acc +19866 clk cpu0 IT (19830) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19866 clk cpu0 R cpsr 220003c5 +19867 clk cpu0 IT (19831) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19867 clk cpu0 R X19 00000000000001E8 +19868 clk cpu0 IS (19832) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19869 clk cpu0 IT (19833) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19869 clk cpu0 R cpsr 620003c5 +19870 clk cpu0 IT (19834) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19871 clk cpu0 IT (19835) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19871 clk cpu0 R X1 00000000000001E8 +19872 clk cpu0 IT (19836) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19872 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19872 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011acc +19872 clk cpu0 R X19 00000000062160A2 +19872 clk cpu0 R X30 0000000000011ACC +19873 clk cpu0 IT (19837) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19873 clk cpu0 R X0 0000000000000001 +19874 clk cpu0 IT (19838) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19874 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19874 clk cpu0 R SP_EL1 0000000003700550 +19874 clk cpu0 R X20 FF83FF83FF83FF83 +19875 clk cpu0 IT (19839) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19876 clk cpu0 IT (19840) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19876 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19876 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011acc +19876 clk cpu0 R SP_EL1 0000000003700540 +19877 clk cpu0 IT (19841) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19877 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19877 clk cpu0 R cpsr 620003c5 +19877 clk cpu0 R PMBIDR_EL1 00000030 +19877 clk cpu0 R ESR_EL1 56000005 +19877 clk cpu0 R SPSR_EL1 620003c5 +19877 clk cpu0 R TRBIDR_EL1 000000000000002b +19877 clk cpu0 R ELR_EL1 000000000009ef50 +19878 clk cpu0 IT (19842) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19879 clk cpu0 IT (19843) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19879 clk cpu0 R SP_EL1 0000000003700440 +19880 clk cpu0 IT (19844) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19880 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19880 clk cpu0 MW8 03700448:000000f00448_NS 00000000_000001e8 +19881 clk cpu0 IT (19845) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19881 clk cpu0 R X0 0000000056000005 +19882 clk cpu0 IT (19846) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19882 clk cpu0 R X1 0000000000000015 +19883 clk cpu0 IT (19847) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19883 clk cpu0 R cpsr 620003c5 +19884 clk cpu0 IT (19848) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19885 clk cpu0 IT (19849) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19885 clk cpu0 R X1 0000000000000005 +19886 clk cpu0 IT (19850) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19886 clk cpu0 R cpsr 620003c5 +19887 clk cpu0 IS (19851) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19888 clk cpu0 IT (19852) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19888 clk cpu0 R cpsr 820003c5 +19889 clk cpu0 IS (19853) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19890 clk cpu0 IT (19854) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19890 clk cpu0 R cpsr 820003c5 +19891 clk cpu0 IS (19855) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19892 clk cpu0 IT (19856) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19892 clk cpu0 R cpsr 820003c5 +19893 clk cpu0 IS (19857) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19894 clk cpu0 IT (19858) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19894 clk cpu0 R cpsr 820003c5 +19895 clk cpu0 IS (19859) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19896 clk cpu0 IT (19860) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19896 clk cpu0 R cpsr 820003c5 +19897 clk cpu0 IS (19861) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19898 clk cpu0 IT (19862) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19898 clk cpu0 R cpsr 820003c5 +19899 clk cpu0 IS (19863) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19900 clk cpu0 IT (19864) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19900 clk cpu0 R cpsr 620003c5 +19901 clk cpu0 IT (19865) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19902 clk cpu0 IT (19866) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19902 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19902 clk cpu0 MR8 03700448:000000f00448_NS 00000000_000001e8 +19902 clk cpu0 R X0 0000000000000001 +19902 clk cpu0 R X1 00000000000001E8 +19903 clk cpu0 IT (19867) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19903 clk cpu0 R SP_EL1 0000000003700540 +19904 clk cpu0 IT (19868) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19904 clk cpu0 R X0 00000000000001E8 +19905 clk cpu0 IT (19869) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19905 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19905 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011acc +19905 clk cpu0 R SP_EL1 0000000003700530 +19906 clk cpu0 IT (19870) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19906 clk cpu0 R X30 00000000000381B4 +19907 clk cpu0 IT (19871) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19907 clk cpu0 R X9 0000000003003000 +19908 clk cpu0 IT (19872) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19908 clk cpu0 R X8 000000000000007A +19909 clk cpu0 IT (19873) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19909 clk cpu0 R X9 00000000030039C8 +19910 clk cpu0 IT (19874) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19910 clk cpu0 MR8 03003d98:000000803d98_NS 00000000_0009f788 +19910 clk cpu0 R X0 000000000009F788 +19911 clk cpu0 IT (19875) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19911 clk cpu0 R cpsr 620007c5 +19912 clk cpu0 IT (19876) 0009f788:00001009f788_NS d5310ae0 O EL1h_n : MRS x0,TRCIDR2 +19912 clk cpu0 R cpsr 620003c5 +19912 clk cpu0 R X0 00000000C0001088 +19913 clk cpu0 IT (19877) 0009f78c:00001009f78c_NS d65f03c0 O EL1h_n : RET +19914 clk cpu0 IT (19878) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19914 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19914 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011acc +19914 clk cpu0 R SP_EL1 0000000003700540 +19914 clk cpu0 R X29 FFFFFFFFFE00000F +19914 clk cpu0 R X30 0000000000011ACC +19915 clk cpu0 IT (19879) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19915 clk cpu0 R cpsr 620003c5 +19915 clk cpu0 R PMBIDR_EL1 00000030 +19915 clk cpu0 R TRBIDR_EL1 000000000000002b +19916 clk cpu0 IT (19880) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19916 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19916 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011acc +19916 clk cpu0 R SP_EL1 0000000003700550 +19916 clk cpu0 R X29 FFFFFFFFFE00000F +19916 clk cpu0 R X30 0000000000011ACC +19917 clk cpu0 IT (19881) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19918 clk cpu0 IT (19882) 00011acc:000010011acc_NS f9405ff0 O EL1h_n : LDR x16,[sp,#0xb8] +19918 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19918 clk cpu0 R X16 0000000003700700 +19919 clk cpu0 IT (19883) 00011ad0:000010011ad0_NS f9400ff1 O EL1h_n : LDR x17,[sp,#0x18] +19919 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19919 clk cpu0 R X17 0000000000000010 +19920 clk cpu0 IT (19884) 00011ad4:000010011ad4_NS 8b110210 O EL1h_n : ADD x16,x16,x17 +19920 clk cpu0 R X16 0000000003700710 +19921 clk cpu0 IT (19885) 00011ad8:000010011ad8_NS f94003f2 O EL1h_n : LDR x18,[sp,#0] +19921 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19921 clk cpu0 R X18 0000000000000020 +19922 clk cpu0 IT (19886) 00011adc:000010011adc_NS 8b120210 O EL1h_n : ADD x16,x16,x18 +19922 clk cpu0 R X16 0000000003700730 +19923 clk cpu0 IT (19887) 00011ae0:000010011ae0_NS f9001600 O EL1h_n : STR x0,[x16,#0x28] +19923 clk cpu0 MW8 03700758:000000f00758_NS 00000000_c0001088 +19924 clk cpu0 IT (19888) 00011ae4:000010011ae4_NS f94053f0 O EL1h_n : LDR x16,[sp,#0xa0] +19924 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00000000 +19924 clk cpu0 R X16 0000000000000000 +19925 clk cpu0 IT (19889) 00011ae8:000010011ae8_NS 52803000 O EL1h_n : MOV w0,#0x180 +19925 clk cpu0 R X0 0000000000000180 +19926 clk cpu0 IT (19890) 00011aec:000010011aec_NS b9400fe1 O EL1h_n : LDR w1,[sp,#0xc] +19926 clk cpu0 MR4 0370055c:000000f0055c_NS 00000001 +19926 clk cpu0 R X1 0000000000000001 +19927 clk cpu0 IT (19891) 00011af0:000010011af0_NS b9400be2 O EL1h_n : LDR w2,[sp,#8] +19927 clk cpu0 MR4 03700558:000000f00558_NS 00000003 +19927 clk cpu0 R X2 0000000000000003 +19928 clk cpu0 IT (19892) 00011af4:000010011af4_NS 2a1003e3 O EL1h_n : MOV w3,w16 +19928 clk cpu0 R X3 0000000000000000 +19929 clk cpu0 IT (19893) 00011af8:000010011af8_NS 940226ff O EL1h_n : BL 0x9b6f4 +19929 clk cpu0 R X30 0000000000011AFC +19930 clk cpu0 IT (19894) 0009b6f4:00001009b6f4_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +19930 clk cpu0 MW8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19930 clk cpu0 R SP_EL1 0000000003700530 +19931 clk cpu0 IT (19895) 0009b6f8:00001009b6f8_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +19931 clk cpu0 MW8 03700540:000000f00540_NS 00000000_062160a2 +19931 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011afc +19932 clk cpu0 IT (19896) 0009b6fc:00001009b6fc_NS 7100045f O EL1h_n : CMP w2,#1 +19932 clk cpu0 R cpsr 220003c5 +19933 clk cpu0 IT (19897) 0009b700:00001009b700_NS 2a0003f3 O EL1h_n : MOV w19,w0 +19933 clk cpu0 R X19 0000000000000180 +19934 clk cpu0 IS (19898) 0009b704:00001009b704_NS 54000260 O EL1h_n : B.EQ 0x9b750 +19935 clk cpu0 IT (19899) 0009b708:00001009b708_NS 71000c5f O EL1h_n : CMP w2,#3 +19935 clk cpu0 R cpsr 620003c5 +19936 clk cpu0 IT (19900) 0009b70c:00001009b70c_NS 540002a0 O EL1h_n : B.EQ 0x9b760 +19937 clk cpu0 IT (19901) 0009b760:00001009b760_NS 2a1303e1 O EL1h_n : MOV w1,w19 +19937 clk cpu0 R X1 0000000000000180 +19938 clk cpu0 IT (19902) 0009b764:00001009b764_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +19938 clk cpu0 MR8 03700540:000000f00540_NS 00000000_062160a2 +19938 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011afc +19938 clk cpu0 R X19 00000000062160A2 +19938 clk cpu0 R X30 0000000000011AFC +19939 clk cpu0 IT (19903) 0009b768:00001009b768_NS 52800020 O EL1h_n : MOV w0,#1 +19939 clk cpu0 R X0 0000000000000001 +19940 clk cpu0 IT (19904) 0009b76c:00001009b76c_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +19940 clk cpu0 MR8 03700530:000000f00530_NS ff83ff83_ff83ff83 +19940 clk cpu0 R SP_EL1 0000000003700550 +19940 clk cpu0 R X20 FF83FF83FF83FF83 +19941 clk cpu0 IT (19905) 0009b770:00001009b770_NS 14000df6 O EL1h_n : B 0x9ef48 +19942 clk cpu0 IT (19906) 0009ef48:00001009ef48_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19942 clk cpu0 MW8 03700540:000000f00540_NS ffffffff_fe00000f +19942 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00011afc +19942 clk cpu0 R SP_EL1 0000000003700540 +19943 clk cpu0 IT (19907) 0009ef4c:00001009ef4c_NS d40000a1 O EL1h_n : SVC #5 +19943 clk cpu0 E 0009ef4c:00001009ef4c_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +19943 clk cpu0 R cpsr 620003c5 +19943 clk cpu0 R PMBIDR_EL1 00000030 +19943 clk cpu0 R ESR_EL1 56000005 +19943 clk cpu0 R SPSR_EL1 620003c5 +19943 clk cpu0 R TRBIDR_EL1 000000000000002b +19943 clk cpu0 R ELR_EL1 000000000009ef50 +19944 clk cpu0 IT (19908) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +19945 clk cpu0 IT (19909) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +19945 clk cpu0 R SP_EL1 0000000003700440 +19946 clk cpu0 IT (19910) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +19946 clk cpu0 MW8 03700440:000000f00440_NS 00000000_00000001 +19946 clk cpu0 MW8 03700448:000000f00448_NS 00000000_00000180 +19947 clk cpu0 IT (19911) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +19947 clk cpu0 R X0 0000000056000005 +19948 clk cpu0 IT (19912) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +19948 clk cpu0 R X1 0000000000000015 +19949 clk cpu0 IT (19913) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +19949 clk cpu0 R cpsr 620003c5 +19950 clk cpu0 IT (19914) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +19951 clk cpu0 IT (19915) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +19951 clk cpu0 R X1 0000000000000005 +19952 clk cpu0 IT (19916) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +19952 clk cpu0 R cpsr 620003c5 +19953 clk cpu0 IS (19917) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +19954 clk cpu0 IT (19918) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +19954 clk cpu0 R cpsr 820003c5 +19955 clk cpu0 IS (19919) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +19956 clk cpu0 IT (19920) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +19956 clk cpu0 R cpsr 820003c5 +19957 clk cpu0 IS (19921) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +19958 clk cpu0 IT (19922) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +19958 clk cpu0 R cpsr 820003c5 +19959 clk cpu0 IS (19923) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +19960 clk cpu0 IT (19924) 00035848:000010035848_NS 7100183f O EL1h_n : CMP w1,#6 +19960 clk cpu0 R cpsr 820003c5 +19961 clk cpu0 IS (19925) 0003584c:00001003584c_NS 54015080 O EL1h_n : B.EQ 0x3825c +19962 clk cpu0 IT (19926) 00035850:000010035850_NS 7100243f O EL1h_n : CMP w1,#9 +19962 clk cpu0 R cpsr 820003c5 +19963 clk cpu0 IS (19927) 00035854:000010035854_NS 54014c40 O EL1h_n : B.EQ 0x381dc +19964 clk cpu0 IT (19928) 00035858:000010035858_NS 7100243f O EL1h_n : CMP w1,#9 +19964 clk cpu0 R cpsr 820003c5 +19965 clk cpu0 IS (19929) 0003585c:00001003585c_NS 54014e40 O EL1h_n : B.EQ 0x38224 +19966 clk cpu0 IT (19930) 00035860:000010035860_NS 7100143f O EL1h_n : CMP w1,#5 +19966 clk cpu0 R cpsr 620003c5 +19967 clk cpu0 IT (19931) 00035864:000010035864_NS 540149e0 O EL1h_n : B.EQ 0x381a0 +19968 clk cpu0 IT (19932) 000381a0:0000100381a0_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +19968 clk cpu0 MR8 03700440:000000f00440_NS 00000000_00000001 +19968 clk cpu0 MR8 03700448:000000f00448_NS 00000000_00000180 +19968 clk cpu0 R X0 0000000000000001 +19968 clk cpu0 R X1 0000000000000180 +19969 clk cpu0 IT (19933) 000381a4:0000100381a4_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +19969 clk cpu0 R SP_EL1 0000000003700540 +19970 clk cpu0 IT (19934) 000381a8:0000100381a8_NS aa0103e0 O EL1h_n : MOV x0,x1 +19970 clk cpu0 R X0 0000000000000180 +19971 clk cpu0 IT (19935) 000381ac:0000100381ac_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +19971 clk cpu0 MW8 03700530:000000f00530_NS ffffffff_fe00000f +19971 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00011afc +19971 clk cpu0 R SP_EL1 0000000003700530 +19972 clk cpu0 IT (19936) 000381b0:0000100381b0_NS 94018d87 O EL1h_n : BL 0x9b7cc +19972 clk cpu0 R X30 00000000000381B4 +19973 clk cpu0 IT (19937) 0009b7cc:00001009b7cc_NS 90017b49 O EL1h_n : ADRP x9,0x30037cc +19973 clk cpu0 R X9 0000000003003000 +19974 clk cpu0 IT (19938) 0009b7d0:00001009b7d0_NS 53027c08 O EL1h_n : LSR w8,w0,#2 +19974 clk cpu0 R X8 0000000000000060 +19975 clk cpu0 IT (19939) 0009b7d4:00001009b7d4_NS 91272129 O EL1h_n : ADD x9,x9,#0x9c8 +19975 clk cpu0 R X9 00000000030039C8 +19976 clk cpu0 IT (19940) 0009b7d8:00001009b7d8_NS f8685920 O EL1h_n : LDR x0,[x9,w8,UXTW #3] +19976 clk cpu0 MR8 03003cc8:000000803cc8_NS 00000000_0009f6b8 +19976 clk cpu0 R X0 000000000009F6B8 +19976 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e7 INVAL 0x0000100a7cc0_NS +19976 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 01e7 ALLOC 0x000000803cc0_NS +19976 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0f31 ALLOC 0x000000803cc0_NS +19977 clk cpu0 IT (19941) 0009b7dc:00001009b7dc_NS d61f0000 O EL1h_n : BR x0 +19977 clk cpu0 R cpsr 620007c5 +19977 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01b4 ALLOC 0x00001009f680_NS +19977 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1da0 ALLOC 0x00001009f680_NS +19978 clk cpu0 IT (19942) 0009f6b8:00001009f6b8_NS d53100c0 O EL1h_n : MRS x0,TRCIDR8 +19978 clk cpu0 R cpsr 620003c5 +19978 clk cpu0 R X0 0000000000000000 +19979 clk cpu0 IT (19943) 0009f6bc:00001009f6bc_NS d65f03c0 O EL1h_n : RET +19980 clk cpu0 IT (19944) 000381b4:0000100381b4_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19980 clk cpu0 MR8 03700530:000000f00530_NS ffffffff_fe00000f +19980 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00011afc +19980 clk cpu0 R SP_EL1 0000000003700540 +19980 clk cpu0 R X29 FFFFFFFFFE00000F +19980 clk cpu0 R X30 0000000000011AFC +19981 clk cpu0 IT (19945) 000381b8:0000100381b8_NS d69f03e0 O EL1h_n : ERET +19981 clk cpu0 R cpsr 620003c5 +19981 clk cpu0 R PMBIDR_EL1 00000030 +19981 clk cpu0 R TRBIDR_EL1 000000000000002b +19982 clk cpu0 IT (19946) 0009ef50:00001009ef50_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +19982 clk cpu0 MR8 03700540:000000f00540_NS ffffffff_fe00000f +19982 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00011afc +19982 clk cpu0 R SP_EL1 0000000003700550 +19982 clk cpu0 R X29 FFFFFFFFFE00000F +19982 clk cpu0 R X30 0000000000011AFC +19983 clk cpu0 IT (19947) 0009ef54:00001009ef54_NS d65f03c0 O EL1h_n : RET +19984 clk cpu0 IT (19948) 00011afc:000010011afc_NS f9405ff1 O EL1h_n : LDR x17,[sp,#0xb8] +19984 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19984 clk cpu0 R X17 0000000003700700 +19984 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d9 ALLOC 0x000010011b00_NS +19984 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06c0 ALLOC 0x000010011b00_NS +19985 clk cpu0 IT (19949) 00011b00:000010011b00_NS f9400ff2 O EL1h_n : LDR x18,[sp,#0x18] +19985 clk cpu0 MR8 03700568:000000f00568_NS 00000000_00000010 +19985 clk cpu0 R X18 0000000000000010 +19986 clk cpu0 IT (19950) 00011b04:000010011b04_NS 8b120231 O EL1h_n : ADD x17,x17,x18 +19986 clk cpu0 R X17 0000000003700710 +19987 clk cpu0 IT (19951) 00011b08:000010011b08_NS f94003e4 O EL1h_n : LDR x4,[sp,#0] +19987 clk cpu0 MR8 03700550:000000f00550_NS 00000000_00000020 +19987 clk cpu0 R X4 0000000000000020 +19988 clk cpu0 IT (19952) 00011b0c:000010011b0c_NS 8b040231 O EL1h_n : ADD x17,x17,x4 +19988 clk cpu0 R X17 0000000003700730 +19989 clk cpu0 IT (19953) 00011b10:000010011b10_NS f9001a20 O EL1h_n : STR x0,[x17,#0x30] +19989 clk cpu0 MW8 03700760:000000f00760_NS 00000000_00000000 +19990 clk cpu0 IT (19954) 00011b14:000010011b14_NS f9405ff1 O EL1h_n : LDR x17,[sp,#0xb8] +19990 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +19990 clk cpu0 R X17 0000000003700700 +19991 clk cpu0 IT (19955) 00011b18:000010011b18_NS 8b120231 O EL1h_n : ADD x17,x17,x18 +19991 clk cpu0 R X17 0000000003700710 +19992 clk cpu0 IT (19956) 00011b1c:000010011b1c_NS 8b040221 O EL1h_n : ADD x1,x17,x4 +19992 clk cpu0 R X1 0000000003700730 +19993 clk cpu0 IT (19957) 00011b20:000010011b20_NS f9400be0 O EL1h_n : LDR x0,[sp,#0x10] +19993 clk cpu0 MR8 03700560:000000f00560_NS 00000000_03700600 +19993 clk cpu0 R X0 0000000003700600 +19994 clk cpu0 IT (19958) 00011b24:000010011b24_NS 52800702 O EL1h_n : MOV w2,#0x38 +19994 clk cpu0 R X2 0000000000000038 +19995 clk cpu0 IT (19959) 00011b28:000010011b28_NS 97fffeac O EL1h_n : BL 0x115d8 +19995 clk cpu0 R X30 0000000000011B2C +19996 clk cpu0 IT (19960) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +19996 clk cpu0 R SP_EL1 0000000003700530 +19997 clk cpu0 IT (19961) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +19997 clk cpu0 R X8 0000000000000000 +19998 clk cpu0 IT (19962) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +19998 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +19999 clk cpu0 IT (19963) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +19999 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700730 +20000 clk cpu0 IT (19964) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +20000 clk cpu0 MW1 0370053f:000000f0053f_NS 38 +20001 clk cpu0 IT (19965) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20001 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +20002 clk cpu0 IT (19966) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20002 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +20002 clk cpu0 R X8 0000000000000000 +20003 clk cpu0 IT (19967) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20003 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20003 clk cpu0 R X9 0000000000000038 +20004 clk cpu0 IT (19968) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20004 clk cpu0 R cpsr 820003c5 +20005 clk cpu0 IT (19969) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20005 clk cpu0 R X8 0000000000000001 +20006 clk cpu0 IT (19970) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20007 clk cpu0 IT (19971) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20007 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20007 clk cpu0 R X8 0000000003700730 +20008 clk cpu0 IT (19972) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20008 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +20008 clk cpu0 R X9 0000000000000000 +20009 clk cpu0 IT (19973) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20009 clk cpu0 R X10 0000000000000000 +20010 clk cpu0 IT (19974) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20010 clk cpu0 R X10 0000000000000000 +20011 clk cpu0 IT (19975) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20011 clk cpu0 R X8 0000000003700730 +20012 clk cpu0 IT (19976) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20012 clk cpu0 MR1 03700730:000000f00730_NS 01 +20012 clk cpu0 R X9 0000000000000001 +20013 clk cpu0 IT (19977) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20013 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20013 clk cpu0 R X8 0000000003700600 +20014 clk cpu0 IT (19978) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20014 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000030 +20014 clk cpu0 R X8 0000000023000030 +20015 clk cpu0 IT (19979) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20015 clk cpu0 MW1 23000030:000016240030_NS 01 +20016 clk cpu0 IT (19980) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20016 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20016 clk cpu0 R X8 0000000003700600 +20017 clk cpu0 IT (19981) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20017 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000030 +20017 clk cpu0 R X10 0000000023000030 +20018 clk cpu0 IT (19982) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20018 clk cpu0 R X11 0000000000000001 +20019 clk cpu0 IT (19983) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20019 clk cpu0 R X10 0000000023000031 +20020 clk cpu0 IT (19984) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20020 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000031 +20021 clk cpu0 IT (19985) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20021 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +20021 clk cpu0 R X8 0000000000000000 +20022 clk cpu0 IT (19986) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20022 clk cpu0 R X8 0000000000000001 +20023 clk cpu0 IT (19987) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20023 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +20024 clk cpu0 IT (19988) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20025 clk cpu0 IT (19989) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20025 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +20025 clk cpu0 R X8 0000000000000001 +20026 clk cpu0 IT (19990) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20026 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20026 clk cpu0 R X9 0000000000000038 +20027 clk cpu0 IT (19991) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20027 clk cpu0 R cpsr 820003c5 +20028 clk cpu0 IT (19992) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20028 clk cpu0 R X8 0000000000000001 +20029 clk cpu0 IT (19993) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20030 clk cpu0 IT (19994) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20030 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20030 clk cpu0 R X8 0000000003700730 +20031 clk cpu0 IT (19995) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20031 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +20031 clk cpu0 R X9 0000000000000001 +20032 clk cpu0 IT (19996) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20032 clk cpu0 R X10 0000000000000001 +20033 clk cpu0 IT (19997) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20033 clk cpu0 R X10 0000000000000001 +20034 clk cpu0 IT (19998) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20034 clk cpu0 R X8 0000000003700731 +20035 clk cpu0 IT (19999) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20035 clk cpu0 MR1 03700731:000000f00731_NS 00 +20035 clk cpu0 R X9 0000000000000000 +20036 clk cpu0 IT (20000) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20036 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20036 clk cpu0 R X8 0000000003700600 +20037 clk cpu0 IT (20001) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20037 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000031 +20037 clk cpu0 R X8 0000000023000031 +20038 clk cpu0 IT (20002) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20038 clk cpu0 MW1 23000031:000016240031_NS 00 +20039 clk cpu0 IT (20003) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20039 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20039 clk cpu0 R X8 0000000003700600 +20040 clk cpu0 IT (20004) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20040 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000031 +20040 clk cpu0 R X10 0000000023000031 +20041 clk cpu0 IT (20005) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20041 clk cpu0 R X11 0000000000000001 +20042 clk cpu0 IT (20006) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20042 clk cpu0 R X10 0000000023000032 +20043 clk cpu0 IT (20007) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20043 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000032 +20044 clk cpu0 IT (20008) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20044 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +20044 clk cpu0 R X8 0000000000000001 +20045 clk cpu0 IT (20009) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20045 clk cpu0 R X8 0000000000000002 +20046 clk cpu0 IT (20010) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20046 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +20047 clk cpu0 IT (20011) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20048 clk cpu0 IT (20012) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20048 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +20048 clk cpu0 R X8 0000000000000002 +20049 clk cpu0 IT (20013) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20049 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20049 clk cpu0 R X9 0000000000000038 +20050 clk cpu0 IT (20014) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20050 clk cpu0 R cpsr 820003c5 +20051 clk cpu0 IT (20015) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20051 clk cpu0 R X8 0000000000000001 +20052 clk cpu0 IT (20016) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20053 clk cpu0 IT (20017) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20053 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20053 clk cpu0 R X8 0000000003700730 +20054 clk cpu0 IT (20018) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20054 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +20054 clk cpu0 R X9 0000000000000002 +20055 clk cpu0 IT (20019) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20055 clk cpu0 R X10 0000000000000002 +20056 clk cpu0 IT (20020) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20056 clk cpu0 R X10 0000000000000002 +20057 clk cpu0 IT (20021) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20057 clk cpu0 R X8 0000000003700732 +20058 clk cpu0 IT (20022) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20058 clk cpu0 MR1 03700732:000000f00732_NS 00 +20058 clk cpu0 R X9 0000000000000000 +20059 clk cpu0 IT (20023) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20059 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20059 clk cpu0 R X8 0000000003700600 +20060 clk cpu0 IT (20024) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20060 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000032 +20060 clk cpu0 R X8 0000000023000032 +20061 clk cpu0 IT (20025) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20061 clk cpu0 MW1 23000032:000016240032_NS 00 +20062 clk cpu0 IT (20026) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20062 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20062 clk cpu0 R X8 0000000003700600 +20063 clk cpu0 IT (20027) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20063 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000032 +20063 clk cpu0 R X10 0000000023000032 +20064 clk cpu0 IT (20028) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20064 clk cpu0 R X11 0000000000000001 +20065 clk cpu0 IT (20029) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20065 clk cpu0 R X10 0000000023000033 +20066 clk cpu0 IT (20030) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20066 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000033 +20067 clk cpu0 IT (20031) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20067 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +20067 clk cpu0 R X8 0000000000000002 +20068 clk cpu0 IT (20032) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20068 clk cpu0 R X8 0000000000000003 +20069 clk cpu0 IT (20033) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20069 clk cpu0 MW1 0370053e:000000f0053e_NS 03 +20070 clk cpu0 IT (20034) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20071 clk cpu0 IT (20035) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20071 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +20071 clk cpu0 R X8 0000000000000003 +20072 clk cpu0 IT (20036) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20072 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20072 clk cpu0 R X9 0000000000000038 +20073 clk cpu0 IT (20037) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20073 clk cpu0 R cpsr 820003c5 +20074 clk cpu0 IT (20038) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20074 clk cpu0 R X8 0000000000000001 +20075 clk cpu0 IT (20039) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20076 clk cpu0 IT (20040) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20076 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20076 clk cpu0 R X8 0000000003700730 +20077 clk cpu0 IT (20041) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20077 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +20077 clk cpu0 R X9 0000000000000003 +20078 clk cpu0 IT (20042) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20078 clk cpu0 R X10 0000000000000003 +20079 clk cpu0 IT (20043) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20079 clk cpu0 R X10 0000000000000003 +20080 clk cpu0 IT (20044) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20080 clk cpu0 R X8 0000000003700733 +20081 clk cpu0 IT (20045) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20081 clk cpu0 MR1 03700733:000000f00733_NS 00 +20081 clk cpu0 R X9 0000000000000000 +20082 clk cpu0 IT (20046) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20082 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20082 clk cpu0 R X8 0000000003700600 +20083 clk cpu0 IT (20047) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20083 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000033 +20083 clk cpu0 R X8 0000000023000033 +20084 clk cpu0 IT (20048) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20084 clk cpu0 MW1 23000033:000016240033_NS 00 +20085 clk cpu0 IT (20049) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20085 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20085 clk cpu0 R X8 0000000003700600 +20086 clk cpu0 IT (20050) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20086 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000033 +20086 clk cpu0 R X10 0000000023000033 +20087 clk cpu0 IT (20051) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20087 clk cpu0 R X11 0000000000000001 +20088 clk cpu0 IT (20052) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20088 clk cpu0 R X10 0000000023000034 +20089 clk cpu0 IT (20053) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20089 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000034 +20090 clk cpu0 IT (20054) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20090 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +20090 clk cpu0 R X8 0000000000000003 +20091 clk cpu0 IT (20055) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20091 clk cpu0 R X8 0000000000000004 +20092 clk cpu0 IT (20056) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20092 clk cpu0 MW1 0370053e:000000f0053e_NS 04 +20093 clk cpu0 IT (20057) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20094 clk cpu0 IT (20058) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20094 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +20094 clk cpu0 R X8 0000000000000004 +20095 clk cpu0 IT (20059) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20095 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20095 clk cpu0 R X9 0000000000000038 +20096 clk cpu0 IT (20060) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20096 clk cpu0 R cpsr 820003c5 +20097 clk cpu0 IT (20061) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20097 clk cpu0 R X8 0000000000000001 +20098 clk cpu0 IT (20062) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20099 clk cpu0 IT (20063) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20099 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20099 clk cpu0 R X8 0000000003700730 +20100 clk cpu0 IT (20064) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20100 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +20100 clk cpu0 R X9 0000000000000004 +20101 clk cpu0 IT (20065) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20101 clk cpu0 R X10 0000000000000004 +20102 clk cpu0 IT (20066) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20102 clk cpu0 R X10 0000000000000004 +20103 clk cpu0 IT (20067) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20103 clk cpu0 R X8 0000000003700734 +20104 clk cpu0 IT (20068) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20104 clk cpu0 MR1 03700734:000000f00734_NS 00 +20104 clk cpu0 R X9 0000000000000000 +20105 clk cpu0 IT (20069) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20105 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20105 clk cpu0 R X8 0000000003700600 +20106 clk cpu0 IT (20070) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20106 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000034 +20106 clk cpu0 R X8 0000000023000034 +20107 clk cpu0 IT (20071) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20107 clk cpu0 MW1 23000034:000016240034_NS 00 +20108 clk cpu0 IT (20072) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20108 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20108 clk cpu0 R X8 0000000003700600 +20109 clk cpu0 IT (20073) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20109 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000034 +20109 clk cpu0 R X10 0000000023000034 +20110 clk cpu0 IT (20074) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20110 clk cpu0 R X11 0000000000000001 +20111 clk cpu0 IT (20075) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20111 clk cpu0 R X10 0000000023000035 +20112 clk cpu0 IT (20076) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20112 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000035 +20113 clk cpu0 IT (20077) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20113 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +20113 clk cpu0 R X8 0000000000000004 +20114 clk cpu0 IT (20078) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20114 clk cpu0 R X8 0000000000000005 +20115 clk cpu0 IT (20079) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20115 clk cpu0 MW1 0370053e:000000f0053e_NS 05 +20116 clk cpu0 IT (20080) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20117 clk cpu0 IT (20081) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20117 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +20117 clk cpu0 R X8 0000000000000005 +20118 clk cpu0 IT (20082) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20118 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20118 clk cpu0 R X9 0000000000000038 +20119 clk cpu0 IT (20083) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20119 clk cpu0 R cpsr 820003c5 +20120 clk cpu0 IT (20084) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20120 clk cpu0 R X8 0000000000000001 +20121 clk cpu0 IT (20085) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20122 clk cpu0 IT (20086) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20122 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20122 clk cpu0 R X8 0000000003700730 +20123 clk cpu0 IT (20087) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20123 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +20123 clk cpu0 R X9 0000000000000005 +20124 clk cpu0 IT (20088) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20124 clk cpu0 R X10 0000000000000005 +20125 clk cpu0 IT (20089) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20125 clk cpu0 R X10 0000000000000005 +20126 clk cpu0 IT (20090) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20126 clk cpu0 R X8 0000000003700735 +20127 clk cpu0 IT (20091) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20127 clk cpu0 MR1 03700735:000000f00735_NS 00 +20127 clk cpu0 R X9 0000000000000000 +20128 clk cpu0 IT (20092) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20128 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20128 clk cpu0 R X8 0000000003700600 +20129 clk cpu0 IT (20093) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20129 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000035 +20129 clk cpu0 R X8 0000000023000035 +20130 clk cpu0 IT (20094) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20130 clk cpu0 MW1 23000035:000016240035_NS 00 +20131 clk cpu0 IT (20095) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20131 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20131 clk cpu0 R X8 0000000003700600 +20132 clk cpu0 IT (20096) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20132 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000035 +20132 clk cpu0 R X10 0000000023000035 +20133 clk cpu0 IT (20097) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20133 clk cpu0 R X11 0000000000000001 +20134 clk cpu0 IT (20098) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20134 clk cpu0 R X10 0000000023000036 +20135 clk cpu0 IT (20099) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20135 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000036 +20136 clk cpu0 IT (20100) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20136 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +20136 clk cpu0 R X8 0000000000000005 +20137 clk cpu0 IT (20101) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20137 clk cpu0 R X8 0000000000000006 +20138 clk cpu0 IT (20102) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20138 clk cpu0 MW1 0370053e:000000f0053e_NS 06 +20139 clk cpu0 IT (20103) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20140 clk cpu0 IT (20104) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20140 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +20140 clk cpu0 R X8 0000000000000006 +20141 clk cpu0 IT (20105) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20141 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20141 clk cpu0 R X9 0000000000000038 +20142 clk cpu0 IT (20106) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20142 clk cpu0 R cpsr 820003c5 +20143 clk cpu0 IT (20107) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20143 clk cpu0 R X8 0000000000000001 +20144 clk cpu0 IT (20108) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20145 clk cpu0 IT (20109) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20145 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20145 clk cpu0 R X8 0000000003700730 +20146 clk cpu0 IT (20110) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20146 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +20146 clk cpu0 R X9 0000000000000006 +20147 clk cpu0 IT (20111) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20147 clk cpu0 R X10 0000000000000006 +20148 clk cpu0 IT (20112) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20148 clk cpu0 R X10 0000000000000006 +20149 clk cpu0 IT (20113) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20149 clk cpu0 R X8 0000000003700736 +20150 clk cpu0 IT (20114) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20150 clk cpu0 MR1 03700736:000000f00736_NS 00 +20150 clk cpu0 R X9 0000000000000000 +20151 clk cpu0 IT (20115) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20151 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20151 clk cpu0 R X8 0000000003700600 +20152 clk cpu0 IT (20116) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20152 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000036 +20152 clk cpu0 R X8 0000000023000036 +20153 clk cpu0 IT (20117) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20153 clk cpu0 MW1 23000036:000016240036_NS 00 +20154 clk cpu0 IT (20118) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20154 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20154 clk cpu0 R X8 0000000003700600 +20155 clk cpu0 IT (20119) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20155 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000036 +20155 clk cpu0 R X10 0000000023000036 +20156 clk cpu0 IT (20120) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20156 clk cpu0 R X11 0000000000000001 +20157 clk cpu0 IT (20121) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20157 clk cpu0 R X10 0000000023000037 +20158 clk cpu0 IT (20122) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20158 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000037 +20159 clk cpu0 IT (20123) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20159 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +20159 clk cpu0 R X8 0000000000000006 +20160 clk cpu0 IT (20124) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20160 clk cpu0 R X8 0000000000000007 +20161 clk cpu0 IT (20125) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20161 clk cpu0 MW1 0370053e:000000f0053e_NS 07 +20162 clk cpu0 IT (20126) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20163 clk cpu0 IT (20127) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20163 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +20163 clk cpu0 R X8 0000000000000007 +20164 clk cpu0 IT (20128) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20164 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20164 clk cpu0 R X9 0000000000000038 +20165 clk cpu0 IT (20129) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20165 clk cpu0 R cpsr 820003c5 +20166 clk cpu0 IT (20130) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20166 clk cpu0 R X8 0000000000000001 +20167 clk cpu0 IT (20131) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20168 clk cpu0 IT (20132) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20168 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20168 clk cpu0 R X8 0000000003700730 +20169 clk cpu0 IT (20133) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20169 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +20169 clk cpu0 R X9 0000000000000007 +20170 clk cpu0 IT (20134) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20170 clk cpu0 R X10 0000000000000007 +20171 clk cpu0 IT (20135) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20171 clk cpu0 R X10 0000000000000007 +20172 clk cpu0 IT (20136) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20172 clk cpu0 R X8 0000000003700737 +20173 clk cpu0 IT (20137) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20173 clk cpu0 MR1 03700737:000000f00737_NS 00 +20173 clk cpu0 R X9 0000000000000000 +20174 clk cpu0 IT (20138) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20174 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20174 clk cpu0 R X8 0000000003700600 +20175 clk cpu0 IT (20139) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20175 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000037 +20175 clk cpu0 R X8 0000000023000037 +20176 clk cpu0 IT (20140) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20176 clk cpu0 MW1 23000037:000016240037_NS 00 +20177 clk cpu0 IT (20141) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20177 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20177 clk cpu0 R X8 0000000003700600 +20178 clk cpu0 IT (20142) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20178 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000037 +20178 clk cpu0 R X10 0000000023000037 +20179 clk cpu0 IT (20143) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20179 clk cpu0 R X11 0000000000000001 +20180 clk cpu0 IT (20144) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20180 clk cpu0 R X10 0000000023000038 +20181 clk cpu0 IT (20145) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20181 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000038 +20182 clk cpu0 IT (20146) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20182 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +20182 clk cpu0 R X8 0000000000000007 +20183 clk cpu0 IT (20147) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20183 clk cpu0 R X8 0000000000000008 +20184 clk cpu0 IT (20148) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20184 clk cpu0 MW1 0370053e:000000f0053e_NS 08 +20185 clk cpu0 IT (20149) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20186 clk cpu0 IT (20150) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20186 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +20186 clk cpu0 R X8 0000000000000008 +20187 clk cpu0 IT (20151) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20187 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20187 clk cpu0 R X9 0000000000000038 +20188 clk cpu0 IT (20152) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20188 clk cpu0 R cpsr 820003c5 +20189 clk cpu0 IT (20153) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20189 clk cpu0 R X8 0000000000000001 +20190 clk cpu0 IT (20154) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20191 clk cpu0 IT (20155) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20191 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20191 clk cpu0 R X8 0000000003700730 +20192 clk cpu0 IT (20156) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20192 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +20192 clk cpu0 R X9 0000000000000008 +20193 clk cpu0 IT (20157) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20193 clk cpu0 R X10 0000000000000008 +20194 clk cpu0 IT (20158) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20194 clk cpu0 R X10 0000000000000008 +20195 clk cpu0 IT (20159) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20195 clk cpu0 R X8 0000000003700738 +20196 clk cpu0 IT (20160) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20196 clk cpu0 MR1 03700738:000000f00738_NS 02 +20196 clk cpu0 R X9 0000000000000002 +20197 clk cpu0 IT (20161) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20197 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20197 clk cpu0 R X8 0000000003700600 +20198 clk cpu0 IT (20162) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20198 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000038 +20198 clk cpu0 R X8 0000000023000038 +20199 clk cpu0 IT (20163) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20199 clk cpu0 MW1 23000038:000016240038_NS 02 +20200 clk cpu0 IT (20164) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20200 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20200 clk cpu0 R X8 0000000003700600 +20201 clk cpu0 IT (20165) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20201 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000038 +20201 clk cpu0 R X10 0000000023000038 +20202 clk cpu0 IT (20166) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20202 clk cpu0 R X11 0000000000000001 +20203 clk cpu0 IT (20167) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20203 clk cpu0 R X10 0000000023000039 +20204 clk cpu0 IT (20168) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20204 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000039 +20205 clk cpu0 IT (20169) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20205 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +20205 clk cpu0 R X8 0000000000000008 +20206 clk cpu0 IT (20170) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20206 clk cpu0 R X8 0000000000000009 +20207 clk cpu0 IT (20171) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20207 clk cpu0 MW1 0370053e:000000f0053e_NS 09 +20208 clk cpu0 IT (20172) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20209 clk cpu0 IT (20173) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20209 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +20209 clk cpu0 R X8 0000000000000009 +20210 clk cpu0 IT (20174) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20210 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20210 clk cpu0 R X9 0000000000000038 +20211 clk cpu0 IT (20175) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20211 clk cpu0 R cpsr 820003c5 +20212 clk cpu0 IT (20176) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20212 clk cpu0 R X8 0000000000000001 +20213 clk cpu0 IT (20177) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20214 clk cpu0 IT (20178) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20214 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20214 clk cpu0 R X8 0000000003700730 +20215 clk cpu0 IT (20179) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20215 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +20215 clk cpu0 R X9 0000000000000009 +20216 clk cpu0 IT (20180) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20216 clk cpu0 R X10 0000000000000009 +20217 clk cpu0 IT (20181) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20217 clk cpu0 R X10 0000000000000009 +20218 clk cpu0 IT (20182) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20218 clk cpu0 R X8 0000000003700739 +20219 clk cpu0 IT (20183) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20219 clk cpu0 MR1 03700739:000000f00739_NS 00 +20219 clk cpu0 R X9 0000000000000000 +20220 clk cpu0 IT (20184) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20220 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20220 clk cpu0 R X8 0000000003700600 +20221 clk cpu0 IT (20185) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20221 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000039 +20221 clk cpu0 R X8 0000000023000039 +20222 clk cpu0 IT (20186) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20222 clk cpu0 MW1 23000039:000016240039_NS 00 +20223 clk cpu0 IT (20187) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20223 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20223 clk cpu0 R X8 0000000003700600 +20224 clk cpu0 IT (20188) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20224 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000039 +20224 clk cpu0 R X10 0000000023000039 +20225 clk cpu0 IT (20189) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20225 clk cpu0 R X11 0000000000000001 +20226 clk cpu0 IT (20190) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20226 clk cpu0 R X10 000000002300003A +20227 clk cpu0 IT (20191) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20227 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003a +20228 clk cpu0 IT (20192) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20228 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +20228 clk cpu0 R X8 0000000000000009 +20229 clk cpu0 IT (20193) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20229 clk cpu0 R X8 000000000000000A +20230 clk cpu0 IT (20194) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20230 clk cpu0 MW1 0370053e:000000f0053e_NS 0a +20231 clk cpu0 IT (20195) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20232 clk cpu0 IT (20196) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20232 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +20232 clk cpu0 R X8 000000000000000A +20233 clk cpu0 IT (20197) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20233 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20233 clk cpu0 R X9 0000000000000038 +20234 clk cpu0 IT (20198) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20234 clk cpu0 R cpsr 820003c5 +20235 clk cpu0 IT (20199) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20235 clk cpu0 R X8 0000000000000001 +20236 clk cpu0 IT (20200) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20237 clk cpu0 IT (20201) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20237 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20237 clk cpu0 R X8 0000000003700730 +20238 clk cpu0 IT (20202) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20238 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +20238 clk cpu0 R X9 000000000000000A +20239 clk cpu0 IT (20203) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20239 clk cpu0 R X10 000000000000000A +20240 clk cpu0 IT (20204) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20240 clk cpu0 R X10 000000000000000A +20241 clk cpu0 IT (20205) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20241 clk cpu0 R X8 000000000370073A +20242 clk cpu0 IT (20206) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20242 clk cpu0 MR1 0370073a:000000f0073a_NS 00 +20242 clk cpu0 R X9 0000000000000000 +20243 clk cpu0 IT (20207) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20243 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20243 clk cpu0 R X8 0000000003700600 +20244 clk cpu0 IT (20208) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20244 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003a +20244 clk cpu0 R X8 000000002300003A +20245 clk cpu0 IT (20209) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20245 clk cpu0 MW1 2300003a:00001624003a_NS 00 +20246 clk cpu0 IT (20210) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20246 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20246 clk cpu0 R X8 0000000003700600 +20247 clk cpu0 IT (20211) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20247 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003a +20247 clk cpu0 R X10 000000002300003A +20248 clk cpu0 IT (20212) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20248 clk cpu0 R X11 0000000000000001 +20249 clk cpu0 IT (20213) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20249 clk cpu0 R X10 000000002300003B +20250 clk cpu0 IT (20214) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20250 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003b +20251 clk cpu0 IT (20215) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20251 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +20251 clk cpu0 R X8 000000000000000A +20252 clk cpu0 IT (20216) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20252 clk cpu0 R X8 000000000000000B +20253 clk cpu0 IT (20217) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20253 clk cpu0 MW1 0370053e:000000f0053e_NS 0b +20254 clk cpu0 IT (20218) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20255 clk cpu0 IT (20219) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20255 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +20255 clk cpu0 R X8 000000000000000B +20256 clk cpu0 IT (20220) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20256 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20256 clk cpu0 R X9 0000000000000038 +20257 clk cpu0 IT (20221) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20257 clk cpu0 R cpsr 820003c5 +20258 clk cpu0 IT (20222) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20258 clk cpu0 R X8 0000000000000001 +20259 clk cpu0 IT (20223) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20260 clk cpu0 IT (20224) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20260 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20260 clk cpu0 R X8 0000000003700730 +20261 clk cpu0 IT (20225) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20261 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +20261 clk cpu0 R X9 000000000000000B +20262 clk cpu0 IT (20226) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20262 clk cpu0 R X10 000000000000000B +20263 clk cpu0 IT (20227) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20263 clk cpu0 R X10 000000000000000B +20264 clk cpu0 IT (20228) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20264 clk cpu0 R X8 000000000370073B +20265 clk cpu0 IT (20229) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20265 clk cpu0 MR1 0370073b:000000f0073b_NS 00 +20265 clk cpu0 R X9 0000000000000000 +20266 clk cpu0 IT (20230) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20266 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20266 clk cpu0 R X8 0000000003700600 +20267 clk cpu0 IT (20231) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20267 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003b +20267 clk cpu0 R X8 000000002300003B +20268 clk cpu0 IT (20232) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20268 clk cpu0 MW1 2300003b:00001624003b_NS 00 +20269 clk cpu0 IT (20233) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20269 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20269 clk cpu0 R X8 0000000003700600 +20270 clk cpu0 IT (20234) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20270 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003b +20270 clk cpu0 R X10 000000002300003B +20271 clk cpu0 IT (20235) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20271 clk cpu0 R X11 0000000000000001 +20272 clk cpu0 IT (20236) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20272 clk cpu0 R X10 000000002300003C +20273 clk cpu0 IT (20237) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20273 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003c +20274 clk cpu0 IT (20238) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20274 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +20274 clk cpu0 R X8 000000000000000B +20275 clk cpu0 IT (20239) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20275 clk cpu0 R X8 000000000000000C +20276 clk cpu0 IT (20240) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20276 clk cpu0 MW1 0370053e:000000f0053e_NS 0c +20277 clk cpu0 IT (20241) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20278 clk cpu0 IT (20242) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20278 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +20278 clk cpu0 R X8 000000000000000C +20279 clk cpu0 IT (20243) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20279 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20279 clk cpu0 R X9 0000000000000038 +20280 clk cpu0 IT (20244) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20280 clk cpu0 R cpsr 820003c5 +20281 clk cpu0 IT (20245) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20281 clk cpu0 R X8 0000000000000001 +20282 clk cpu0 IT (20246) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20283 clk cpu0 IT (20247) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20283 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20283 clk cpu0 R X8 0000000003700730 +20284 clk cpu0 IT (20248) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20284 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +20284 clk cpu0 R X9 000000000000000C +20285 clk cpu0 IT (20249) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20285 clk cpu0 R X10 000000000000000C +20286 clk cpu0 IT (20250) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20286 clk cpu0 R X10 000000000000000C +20287 clk cpu0 IT (20251) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20287 clk cpu0 R X8 000000000370073C +20288 clk cpu0 IT (20252) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20288 clk cpu0 MR1 0370073c:000000f0073c_NS 00 +20288 clk cpu0 R X9 0000000000000000 +20289 clk cpu0 IT (20253) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20289 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20289 clk cpu0 R X8 0000000003700600 +20290 clk cpu0 IT (20254) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20290 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003c +20290 clk cpu0 R X8 000000002300003C +20291 clk cpu0 IT (20255) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20291 clk cpu0 MW1 2300003c:00001624003c_NS 00 +20292 clk cpu0 IT (20256) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20292 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20292 clk cpu0 R X8 0000000003700600 +20293 clk cpu0 IT (20257) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20293 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003c +20293 clk cpu0 R X10 000000002300003C +20294 clk cpu0 IT (20258) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20294 clk cpu0 R X11 0000000000000001 +20295 clk cpu0 IT (20259) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20295 clk cpu0 R X10 000000002300003D +20296 clk cpu0 IT (20260) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20296 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003d +20297 clk cpu0 IT (20261) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20297 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +20297 clk cpu0 R X8 000000000000000C +20298 clk cpu0 IT (20262) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20298 clk cpu0 R X8 000000000000000D +20299 clk cpu0 IT (20263) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20299 clk cpu0 MW1 0370053e:000000f0053e_NS 0d +20300 clk cpu0 IT (20264) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20301 clk cpu0 IT (20265) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20301 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +20301 clk cpu0 R X8 000000000000000D +20302 clk cpu0 IT (20266) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20302 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20302 clk cpu0 R X9 0000000000000038 +20303 clk cpu0 IT (20267) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20303 clk cpu0 R cpsr 820003c5 +20304 clk cpu0 IT (20268) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20304 clk cpu0 R X8 0000000000000001 +20305 clk cpu0 IT (20269) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20306 clk cpu0 IT (20270) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20306 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20306 clk cpu0 R X8 0000000003700730 +20307 clk cpu0 IT (20271) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20307 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +20307 clk cpu0 R X9 000000000000000D +20308 clk cpu0 IT (20272) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20308 clk cpu0 R X10 000000000000000D +20309 clk cpu0 IT (20273) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20309 clk cpu0 R X10 000000000000000D +20310 clk cpu0 IT (20274) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20310 clk cpu0 R X8 000000000370073D +20311 clk cpu0 IT (20275) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20311 clk cpu0 MR1 0370073d:000000f0073d_NS 00 +20311 clk cpu0 R X9 0000000000000000 +20312 clk cpu0 IT (20276) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20312 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20312 clk cpu0 R X8 0000000003700600 +20313 clk cpu0 IT (20277) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20313 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003d +20313 clk cpu0 R X8 000000002300003D +20314 clk cpu0 IT (20278) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20314 clk cpu0 MW1 2300003d:00001624003d_NS 00 +20315 clk cpu0 IT (20279) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20315 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20315 clk cpu0 R X8 0000000003700600 +20316 clk cpu0 IT (20280) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20316 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003d +20316 clk cpu0 R X10 000000002300003D +20317 clk cpu0 IT (20281) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20317 clk cpu0 R X11 0000000000000001 +20318 clk cpu0 IT (20282) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20318 clk cpu0 R X10 000000002300003E +20319 clk cpu0 IT (20283) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20319 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003e +20320 clk cpu0 IT (20284) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20320 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +20320 clk cpu0 R X8 000000000000000D +20321 clk cpu0 IT (20285) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20321 clk cpu0 R X8 000000000000000E +20322 clk cpu0 IT (20286) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20322 clk cpu0 MW1 0370053e:000000f0053e_NS 0e +20323 clk cpu0 IT (20287) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20324 clk cpu0 IT (20288) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20324 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +20324 clk cpu0 R X8 000000000000000E +20325 clk cpu0 IT (20289) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20325 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20325 clk cpu0 R X9 0000000000000038 +20326 clk cpu0 IT (20290) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20326 clk cpu0 R cpsr 820003c5 +20327 clk cpu0 IT (20291) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20327 clk cpu0 R X8 0000000000000001 +20328 clk cpu0 IT (20292) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20329 clk cpu0 IT (20293) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20329 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20329 clk cpu0 R X8 0000000003700730 +20330 clk cpu0 IT (20294) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20330 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +20330 clk cpu0 R X9 000000000000000E +20331 clk cpu0 IT (20295) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20331 clk cpu0 R X10 000000000000000E +20332 clk cpu0 IT (20296) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20332 clk cpu0 R X10 000000000000000E +20333 clk cpu0 IT (20297) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20333 clk cpu0 R X8 000000000370073E +20334 clk cpu0 IT (20298) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20334 clk cpu0 MR1 0370073e:000000f0073e_NS 00 +20334 clk cpu0 R X9 0000000000000000 +20335 clk cpu0 IT (20299) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20335 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20335 clk cpu0 R X8 0000000003700600 +20336 clk cpu0 IT (20300) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20336 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003e +20336 clk cpu0 R X8 000000002300003E +20337 clk cpu0 IT (20301) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20337 clk cpu0 MW1 2300003e:00001624003e_NS 00 +20338 clk cpu0 IT (20302) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20338 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20338 clk cpu0 R X8 0000000003700600 +20339 clk cpu0 IT (20303) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20339 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003e +20339 clk cpu0 R X10 000000002300003E +20340 clk cpu0 IT (20304) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20340 clk cpu0 R X11 0000000000000001 +20341 clk cpu0 IT (20305) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20341 clk cpu0 R X10 000000002300003F +20342 clk cpu0 IT (20306) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20342 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300003f +20343 clk cpu0 IT (20307) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20343 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +20343 clk cpu0 R X8 000000000000000E +20344 clk cpu0 IT (20308) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20344 clk cpu0 R X8 000000000000000F +20345 clk cpu0 IT (20309) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20345 clk cpu0 MW1 0370053e:000000f0053e_NS 0f +20346 clk cpu0 IT (20310) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20347 clk cpu0 IT (20311) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20347 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +20347 clk cpu0 R X8 000000000000000F +20348 clk cpu0 IT (20312) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20348 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20348 clk cpu0 R X9 0000000000000038 +20349 clk cpu0 IT (20313) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20349 clk cpu0 R cpsr 820003c5 +20350 clk cpu0 IT (20314) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20350 clk cpu0 R X8 0000000000000001 +20351 clk cpu0 IT (20315) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20352 clk cpu0 IT (20316) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20352 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20352 clk cpu0 R X8 0000000003700730 +20353 clk cpu0 IT (20317) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20353 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +20353 clk cpu0 R X9 000000000000000F +20354 clk cpu0 IT (20318) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20354 clk cpu0 R X10 000000000000000F +20355 clk cpu0 IT (20319) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20355 clk cpu0 R X10 000000000000000F +20356 clk cpu0 IT (20320) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20356 clk cpu0 R X8 000000000370073F +20357 clk cpu0 IT (20321) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20357 clk cpu0 MR1 0370073f:000000f0073f_NS 00 +20357 clk cpu0 R X9 0000000000000000 +20358 clk cpu0 IT (20322) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20358 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20358 clk cpu0 R X8 0000000003700600 +20359 clk cpu0 IT (20323) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20359 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003f +20359 clk cpu0 R X8 000000002300003F +20360 clk cpu0 IT (20324) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20360 clk cpu0 MW1 2300003f:00001624003f_NS 00 +20361 clk cpu0 IT (20325) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20361 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20361 clk cpu0 R X8 0000000003700600 +20362 clk cpu0 IT (20326) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20362 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300003f +20362 clk cpu0 R X10 000000002300003F +20363 clk cpu0 IT (20327) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20363 clk cpu0 R X11 0000000000000001 +20364 clk cpu0 IT (20328) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20364 clk cpu0 R X10 0000000023000040 +20365 clk cpu0 IT (20329) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20365 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000040 +20366 clk cpu0 IT (20330) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20366 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +20366 clk cpu0 R X8 000000000000000F +20367 clk cpu0 IT (20331) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20367 clk cpu0 R X8 0000000000000010 +20368 clk cpu0 IT (20332) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20368 clk cpu0 MW1 0370053e:000000f0053e_NS 10 +20369 clk cpu0 IT (20333) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20370 clk cpu0 IT (20334) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20370 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +20370 clk cpu0 R X8 0000000000000010 +20371 clk cpu0 IT (20335) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20371 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20371 clk cpu0 R X9 0000000000000038 +20372 clk cpu0 IT (20336) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20372 clk cpu0 R cpsr 820003c5 +20373 clk cpu0 IT (20337) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20373 clk cpu0 R X8 0000000000000001 +20374 clk cpu0 IT (20338) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20375 clk cpu0 IT (20339) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20375 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20375 clk cpu0 R X8 0000000003700730 +20376 clk cpu0 IT (20340) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20376 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +20376 clk cpu0 R X9 0000000000000010 +20377 clk cpu0 IT (20341) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20377 clk cpu0 R X10 0000000000000010 +20378 clk cpu0 IT (20342) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20378 clk cpu0 R X10 0000000000000010 +20379 clk cpu0 IT (20343) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20379 clk cpu0 R X8 0000000003700740 +20380 clk cpu0 IT (20344) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20380 clk cpu0 MR1 03700740:000000f00740_NS 13 +20380 clk cpu0 R X9 0000000000000013 +20381 clk cpu0 IT (20345) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20381 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20381 clk cpu0 R X8 0000000003700600 +20382 clk cpu0 IT (20346) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20382 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000040 +20382 clk cpu0 R X8 0000000023000040 +20383 clk cpu0 IT (20347) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20383 clk cpu0 MW1 23000040:000016240040_NS 13 +20383 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 INVAL 0x000070460040_NS +20383 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 ALLOC 0x000016240040_NS +20383 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 DIRTY 0x000016240040_NS +20383 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016240040_NS +20383 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016240040_NS +20384 clk cpu0 IT (20348) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20384 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20384 clk cpu0 R X8 0000000003700600 +20385 clk cpu0 IT (20349) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20385 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000040 +20385 clk cpu0 R X10 0000000023000040 +20386 clk cpu0 IT (20350) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20386 clk cpu0 R X11 0000000000000001 +20387 clk cpu0 IT (20351) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20387 clk cpu0 R X10 0000000023000041 +20388 clk cpu0 IT (20352) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20388 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000041 +20389 clk cpu0 IT (20353) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20389 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +20389 clk cpu0 R X8 0000000000000010 +20390 clk cpu0 IT (20354) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20390 clk cpu0 R X8 0000000000000011 +20391 clk cpu0 IT (20355) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20391 clk cpu0 MW1 0370053e:000000f0053e_NS 11 +20392 clk cpu0 IT (20356) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20393 clk cpu0 IT (20357) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20393 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +20393 clk cpu0 R X8 0000000000000011 +20394 clk cpu0 IT (20358) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20394 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20394 clk cpu0 R X9 0000000000000038 +20395 clk cpu0 IT (20359) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20395 clk cpu0 R cpsr 820003c5 +20396 clk cpu0 IT (20360) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20396 clk cpu0 R X8 0000000000000001 +20397 clk cpu0 IT (20361) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20398 clk cpu0 IT (20362) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20398 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20398 clk cpu0 R X8 0000000003700730 +20399 clk cpu0 IT (20363) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20399 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +20399 clk cpu0 R X9 0000000000000011 +20400 clk cpu0 IT (20364) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20400 clk cpu0 R X10 0000000000000011 +20401 clk cpu0 IT (20365) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20401 clk cpu0 R X10 0000000000000011 +20402 clk cpu0 IT (20366) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20402 clk cpu0 R X8 0000000003700741 +20403 clk cpu0 IT (20367) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20403 clk cpu0 MR1 03700741:000000f00741_NS 5a +20403 clk cpu0 R X9 000000000000005A +20404 clk cpu0 IT (20368) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20404 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20404 clk cpu0 R X8 0000000003700600 +20405 clk cpu0 IT (20369) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20405 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000041 +20405 clk cpu0 R X8 0000000023000041 +20406 clk cpu0 IT (20370) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20406 clk cpu0 MW1 23000041:000016240041_NS 5a +20407 clk cpu0 IT (20371) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20407 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20407 clk cpu0 R X8 0000000003700600 +20408 clk cpu0 IT (20372) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20408 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000041 +20408 clk cpu0 R X10 0000000023000041 +20409 clk cpu0 IT (20373) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20409 clk cpu0 R X11 0000000000000001 +20410 clk cpu0 IT (20374) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20410 clk cpu0 R X10 0000000023000042 +20411 clk cpu0 IT (20375) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20411 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000042 +20412 clk cpu0 IT (20376) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20412 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +20412 clk cpu0 R X8 0000000000000011 +20413 clk cpu0 IT (20377) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20413 clk cpu0 R X8 0000000000000012 +20414 clk cpu0 IT (20378) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20414 clk cpu0 MW1 0370053e:000000f0053e_NS 12 +20415 clk cpu0 IT (20379) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20416 clk cpu0 IT (20380) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20416 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +20416 clk cpu0 R X8 0000000000000012 +20417 clk cpu0 IT (20381) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20417 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20417 clk cpu0 R X9 0000000000000038 +20418 clk cpu0 IT (20382) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20418 clk cpu0 R cpsr 820003c5 +20419 clk cpu0 IT (20383) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20419 clk cpu0 R X8 0000000000000001 +20420 clk cpu0 IT (20384) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20421 clk cpu0 IT (20385) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20421 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20421 clk cpu0 R X8 0000000003700730 +20422 clk cpu0 IT (20386) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20422 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +20422 clk cpu0 R X9 0000000000000012 +20423 clk cpu0 IT (20387) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20423 clk cpu0 R X10 0000000000000012 +20424 clk cpu0 IT (20388) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20424 clk cpu0 R X10 0000000000000012 +20425 clk cpu0 IT (20389) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20425 clk cpu0 R X8 0000000003700742 +20426 clk cpu0 IT (20390) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20426 clk cpu0 MR1 03700742:000000f00742_NS 70 +20426 clk cpu0 R X9 0000000000000070 +20427 clk cpu0 IT (20391) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20427 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20427 clk cpu0 R X8 0000000003700600 +20428 clk cpu0 IT (20392) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20428 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000042 +20428 clk cpu0 R X8 0000000023000042 +20429 clk cpu0 IT (20393) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20429 clk cpu0 MW1 23000042:000016240042_NS 70 +20430 clk cpu0 IT (20394) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20430 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20430 clk cpu0 R X8 0000000003700600 +20431 clk cpu0 IT (20395) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20431 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000042 +20431 clk cpu0 R X10 0000000023000042 +20432 clk cpu0 IT (20396) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20432 clk cpu0 R X11 0000000000000001 +20433 clk cpu0 IT (20397) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20433 clk cpu0 R X10 0000000023000043 +20434 clk cpu0 IT (20398) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20434 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000043 +20435 clk cpu0 IT (20399) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20435 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +20435 clk cpu0 R X8 0000000000000012 +20436 clk cpu0 IT (20400) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20436 clk cpu0 R X8 0000000000000013 +20437 clk cpu0 IT (20401) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20437 clk cpu0 MW1 0370053e:000000f0053e_NS 13 +20438 clk cpu0 IT (20402) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20439 clk cpu0 IT (20403) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20439 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +20439 clk cpu0 R X8 0000000000000013 +20440 clk cpu0 IT (20404) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20440 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20440 clk cpu0 R X9 0000000000000038 +20441 clk cpu0 IT (20405) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20441 clk cpu0 R cpsr 820003c5 +20442 clk cpu0 IT (20406) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20442 clk cpu0 R X8 0000000000000001 +20443 clk cpu0 IT (20407) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20444 clk cpu0 IT (20408) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20444 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20444 clk cpu0 R X8 0000000003700730 +20445 clk cpu0 IT (20409) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20445 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +20445 clk cpu0 R X9 0000000000000013 +20446 clk cpu0 IT (20410) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20446 clk cpu0 R X10 0000000000000013 +20447 clk cpu0 IT (20411) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20447 clk cpu0 R X10 0000000000000013 +20448 clk cpu0 IT (20412) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20448 clk cpu0 R X8 0000000003700743 +20449 clk cpu0 IT (20413) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20449 clk cpu0 MR1 03700743:000000f00743_NS 47 +20449 clk cpu0 R X9 0000000000000047 +20450 clk cpu0 IT (20414) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20450 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20450 clk cpu0 R X8 0000000003700600 +20451 clk cpu0 IT (20415) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20451 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000043 +20451 clk cpu0 R X8 0000000023000043 +20452 clk cpu0 IT (20416) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20452 clk cpu0 MW1 23000043:000016240043_NS 47 +20453 clk cpu0 IT (20417) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20453 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20453 clk cpu0 R X8 0000000003700600 +20454 clk cpu0 IT (20418) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20454 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000043 +20454 clk cpu0 R X10 0000000023000043 +20455 clk cpu0 IT (20419) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20455 clk cpu0 R X11 0000000000000001 +20456 clk cpu0 IT (20420) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20456 clk cpu0 R X10 0000000023000044 +20457 clk cpu0 IT (20421) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20457 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000044 +20458 clk cpu0 IT (20422) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20458 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +20458 clk cpu0 R X8 0000000000000013 +20459 clk cpu0 IT (20423) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20459 clk cpu0 R X8 0000000000000014 +20460 clk cpu0 IT (20424) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20460 clk cpu0 MW1 0370053e:000000f0053e_NS 14 +20461 clk cpu0 IT (20425) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20462 clk cpu0 IT (20426) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20462 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +20462 clk cpu0 R X8 0000000000000014 +20463 clk cpu0 IT (20427) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20463 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20463 clk cpu0 R X9 0000000000000038 +20464 clk cpu0 IT (20428) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20464 clk cpu0 R cpsr 820003c5 +20465 clk cpu0 IT (20429) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20465 clk cpu0 R X8 0000000000000001 +20466 clk cpu0 IT (20430) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20467 clk cpu0 IT (20431) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20467 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20467 clk cpu0 R X8 0000000003700730 +20468 clk cpu0 IT (20432) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20468 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +20468 clk cpu0 R X9 0000000000000014 +20469 clk cpu0 IT (20433) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20469 clk cpu0 R X10 0000000000000014 +20470 clk cpu0 IT (20434) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20470 clk cpu0 R X10 0000000000000014 +20471 clk cpu0 IT (20435) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20471 clk cpu0 R X8 0000000003700744 +20472 clk cpu0 IT (20436) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20472 clk cpu0 MR1 03700744:000000f00744_NS 00 +20472 clk cpu0 R X9 0000000000000000 +20473 clk cpu0 IT (20437) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20473 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20473 clk cpu0 R X8 0000000003700600 +20474 clk cpu0 IT (20438) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20474 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000044 +20474 clk cpu0 R X8 0000000023000044 +20475 clk cpu0 IT (20439) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20475 clk cpu0 MW1 23000044:000016240044_NS 00 +20476 clk cpu0 IT (20440) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20476 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20476 clk cpu0 R X8 0000000003700600 +20477 clk cpu0 IT (20441) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20477 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000044 +20477 clk cpu0 R X10 0000000023000044 +20478 clk cpu0 IT (20442) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20478 clk cpu0 R X11 0000000000000001 +20479 clk cpu0 IT (20443) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20479 clk cpu0 R X10 0000000023000045 +20480 clk cpu0 IT (20444) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20480 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000045 +20481 clk cpu0 IT (20445) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20481 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +20481 clk cpu0 R X8 0000000000000014 +20482 clk cpu0 IT (20446) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20482 clk cpu0 R X8 0000000000000015 +20483 clk cpu0 IT (20447) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20483 clk cpu0 MW1 0370053e:000000f0053e_NS 15 +20484 clk cpu0 IT (20448) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20485 clk cpu0 IT (20449) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20485 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +20485 clk cpu0 R X8 0000000000000015 +20486 clk cpu0 IT (20450) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20486 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20486 clk cpu0 R X9 0000000000000038 +20487 clk cpu0 IT (20451) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20487 clk cpu0 R cpsr 820003c5 +20488 clk cpu0 IT (20452) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20488 clk cpu0 R X8 0000000000000001 +20489 clk cpu0 IT (20453) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20490 clk cpu0 IT (20454) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20490 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20490 clk cpu0 R X8 0000000003700730 +20491 clk cpu0 IT (20455) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20491 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +20491 clk cpu0 R X9 0000000000000015 +20492 clk cpu0 IT (20456) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20492 clk cpu0 R X10 0000000000000015 +20493 clk cpu0 IT (20457) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20493 clk cpu0 R X10 0000000000000015 +20494 clk cpu0 IT (20458) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20494 clk cpu0 R X8 0000000003700745 +20495 clk cpu0 IT (20459) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20495 clk cpu0 MR1 03700745:000000f00745_NS 00 +20495 clk cpu0 R X9 0000000000000000 +20496 clk cpu0 IT (20460) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20496 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20496 clk cpu0 R X8 0000000003700600 +20497 clk cpu0 IT (20461) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20497 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000045 +20497 clk cpu0 R X8 0000000023000045 +20498 clk cpu0 IT (20462) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20498 clk cpu0 MW1 23000045:000016240045_NS 00 +20499 clk cpu0 IT (20463) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20499 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20499 clk cpu0 R X8 0000000003700600 +20500 clk cpu0 IT (20464) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20500 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000045 +20500 clk cpu0 R X10 0000000023000045 +20501 clk cpu0 IT (20465) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20501 clk cpu0 R X11 0000000000000001 +20502 clk cpu0 IT (20466) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20502 clk cpu0 R X10 0000000023000046 +20503 clk cpu0 IT (20467) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20503 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000046 +20504 clk cpu0 IT (20468) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20504 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +20504 clk cpu0 R X8 0000000000000015 +20505 clk cpu0 IT (20469) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20505 clk cpu0 R X8 0000000000000016 +20506 clk cpu0 IT (20470) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20506 clk cpu0 MW1 0370053e:000000f0053e_NS 16 +20507 clk cpu0 IT (20471) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20508 clk cpu0 IT (20472) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20508 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +20508 clk cpu0 R X8 0000000000000016 +20509 clk cpu0 IT (20473) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20509 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20509 clk cpu0 R X9 0000000000000038 +20510 clk cpu0 IT (20474) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20510 clk cpu0 R cpsr 820003c5 +20511 clk cpu0 IT (20475) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20511 clk cpu0 R X8 0000000000000001 +20512 clk cpu0 IT (20476) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20513 clk cpu0 IT (20477) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20513 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20513 clk cpu0 R X8 0000000003700730 +20514 clk cpu0 IT (20478) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20514 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +20514 clk cpu0 R X9 0000000000000016 +20515 clk cpu0 IT (20479) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20515 clk cpu0 R X10 0000000000000016 +20516 clk cpu0 IT (20480) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20516 clk cpu0 R X10 0000000000000016 +20517 clk cpu0 IT (20481) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20517 clk cpu0 R X8 0000000003700746 +20518 clk cpu0 IT (20482) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20518 clk cpu0 MR1 03700746:000000f00746_NS 00 +20518 clk cpu0 R X9 0000000000000000 +20519 clk cpu0 IT (20483) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20519 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20519 clk cpu0 R X8 0000000003700600 +20520 clk cpu0 IT (20484) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20520 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000046 +20520 clk cpu0 R X8 0000000023000046 +20521 clk cpu0 IT (20485) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20521 clk cpu0 MW1 23000046:000016240046_NS 00 +20522 clk cpu0 IT (20486) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20522 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20522 clk cpu0 R X8 0000000003700600 +20523 clk cpu0 IT (20487) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20523 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000046 +20523 clk cpu0 R X10 0000000023000046 +20524 clk cpu0 IT (20488) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20524 clk cpu0 R X11 0000000000000001 +20525 clk cpu0 IT (20489) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20525 clk cpu0 R X10 0000000023000047 +20526 clk cpu0 IT (20490) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20526 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000047 +20527 clk cpu0 IT (20491) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20527 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +20527 clk cpu0 R X8 0000000000000016 +20528 clk cpu0 IT (20492) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20528 clk cpu0 R X8 0000000000000017 +20529 clk cpu0 IT (20493) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20529 clk cpu0 MW1 0370053e:000000f0053e_NS 17 +20530 clk cpu0 IT (20494) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20531 clk cpu0 IT (20495) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20531 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +20531 clk cpu0 R X8 0000000000000017 +20532 clk cpu0 IT (20496) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20532 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20532 clk cpu0 R X9 0000000000000038 +20533 clk cpu0 IT (20497) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20533 clk cpu0 R cpsr 820003c5 +20534 clk cpu0 IT (20498) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20534 clk cpu0 R X8 0000000000000001 +20535 clk cpu0 IT (20499) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20536 clk cpu0 IT (20500) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20536 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20536 clk cpu0 R X8 0000000003700730 +20537 clk cpu0 IT (20501) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20537 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +20537 clk cpu0 R X9 0000000000000017 +20538 clk cpu0 IT (20502) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20538 clk cpu0 R X10 0000000000000017 +20539 clk cpu0 IT (20503) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20539 clk cpu0 R X10 0000000000000017 +20540 clk cpu0 IT (20504) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20540 clk cpu0 R X8 0000000003700747 +20541 clk cpu0 IT (20505) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20541 clk cpu0 MR1 03700747:000000f00747_NS 00 +20541 clk cpu0 R X9 0000000000000000 +20542 clk cpu0 IT (20506) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20542 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20542 clk cpu0 R X8 0000000003700600 +20543 clk cpu0 IT (20507) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20543 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000047 +20543 clk cpu0 R X8 0000000023000047 +20544 clk cpu0 IT (20508) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20544 clk cpu0 MW1 23000047:000016240047_NS 00 +20545 clk cpu0 IT (20509) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20545 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20545 clk cpu0 R X8 0000000003700600 +20546 clk cpu0 IT (20510) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20546 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000047 +20546 clk cpu0 R X10 0000000023000047 +20547 clk cpu0 IT (20511) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20547 clk cpu0 R X11 0000000000000001 +20548 clk cpu0 IT (20512) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20548 clk cpu0 R X10 0000000023000048 +20549 clk cpu0 IT (20513) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20549 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000048 +20550 clk cpu0 IT (20514) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20550 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +20550 clk cpu0 R X8 0000000000000017 +20551 clk cpu0 IT (20515) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20551 clk cpu0 R X8 0000000000000018 +20552 clk cpu0 IT (20516) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20552 clk cpu0 MW1 0370053e:000000f0053e_NS 18 +20553 clk cpu0 IT (20517) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20554 clk cpu0 IT (20518) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20554 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +20554 clk cpu0 R X8 0000000000000018 +20555 clk cpu0 IT (20519) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20555 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20555 clk cpu0 R X9 0000000000000038 +20556 clk cpu0 IT (20520) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20556 clk cpu0 R cpsr 820003c5 +20557 clk cpu0 IT (20521) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20557 clk cpu0 R X8 0000000000000001 +20558 clk cpu0 IT (20522) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20559 clk cpu0 IT (20523) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20559 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20559 clk cpu0 R X8 0000000003700730 +20560 clk cpu0 IT (20524) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20560 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +20560 clk cpu0 R X9 0000000000000018 +20561 clk cpu0 IT (20525) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20561 clk cpu0 R X10 0000000000000018 +20562 clk cpu0 IT (20526) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20562 clk cpu0 R X10 0000000000000018 +20563 clk cpu0 IT (20527) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20563 clk cpu0 R X8 0000000003700748 +20564 clk cpu0 IT (20528) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20564 clk cpu0 MR1 03700748:000000f00748_NS a1 +20564 clk cpu0 R X9 00000000000000A1 +20565 clk cpu0 IT (20529) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20565 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20565 clk cpu0 R X8 0000000003700600 +20566 clk cpu0 IT (20530) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20566 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000048 +20566 clk cpu0 R X8 0000000023000048 +20567 clk cpu0 IT (20531) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20567 clk cpu0 MW1 23000048:000016240048_NS a1 +20568 clk cpu0 IT (20532) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20568 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20568 clk cpu0 R X8 0000000003700600 +20569 clk cpu0 IT (20533) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20569 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000048 +20569 clk cpu0 R X10 0000000023000048 +20570 clk cpu0 IT (20534) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20570 clk cpu0 R X11 0000000000000001 +20571 clk cpu0 IT (20535) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20571 clk cpu0 R X10 0000000023000049 +20572 clk cpu0 IT (20536) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20572 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000049 +20573 clk cpu0 IT (20537) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20573 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +20573 clk cpu0 R X8 0000000000000018 +20574 clk cpu0 IT (20538) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20574 clk cpu0 R X8 0000000000000019 +20575 clk cpu0 IT (20539) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20575 clk cpu0 MW1 0370053e:000000f0053e_NS 19 +20576 clk cpu0 IT (20540) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20577 clk cpu0 IT (20541) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20577 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +20577 clk cpu0 R X8 0000000000000019 +20578 clk cpu0 IT (20542) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20578 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20578 clk cpu0 R X9 0000000000000038 +20579 clk cpu0 IT (20543) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20579 clk cpu0 R cpsr 820003c5 +20580 clk cpu0 IT (20544) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20580 clk cpu0 R X8 0000000000000001 +20581 clk cpu0 IT (20545) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20582 clk cpu0 IT (20546) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20582 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20582 clk cpu0 R X8 0000000003700730 +20583 clk cpu0 IT (20547) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20583 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +20583 clk cpu0 R X9 0000000000000019 +20584 clk cpu0 IT (20548) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20584 clk cpu0 R X10 0000000000000019 +20585 clk cpu0 IT (20549) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20585 clk cpu0 R X10 0000000000000019 +20586 clk cpu0 IT (20550) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20586 clk cpu0 R X8 0000000003700749 +20587 clk cpu0 IT (20551) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20587 clk cpu0 MR1 03700749:000000f00749_NS 0a +20587 clk cpu0 R X9 000000000000000A +20588 clk cpu0 IT (20552) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20588 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20588 clk cpu0 R X8 0000000003700600 +20589 clk cpu0 IT (20553) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20589 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000049 +20589 clk cpu0 R X8 0000000023000049 +20590 clk cpu0 IT (20554) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20590 clk cpu0 MW1 23000049:000016240049_NS 0a +20591 clk cpu0 IT (20555) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20591 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20591 clk cpu0 R X8 0000000003700600 +20592 clk cpu0 IT (20556) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20592 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000049 +20592 clk cpu0 R X10 0000000023000049 +20593 clk cpu0 IT (20557) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20593 clk cpu0 R X11 0000000000000001 +20594 clk cpu0 IT (20558) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20594 clk cpu0 R X10 000000002300004A +20595 clk cpu0 IT (20559) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20595 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004a +20596 clk cpu0 IT (20560) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20596 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +20596 clk cpu0 R X8 0000000000000019 +20597 clk cpu0 IT (20561) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20597 clk cpu0 R X8 000000000000001A +20598 clk cpu0 IT (20562) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20598 clk cpu0 MW1 0370053e:000000f0053e_NS 1a +20599 clk cpu0 IT (20563) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20600 clk cpu0 IT (20564) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20600 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +20600 clk cpu0 R X8 000000000000001A +20601 clk cpu0 IT (20565) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20601 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20601 clk cpu0 R X9 0000000000000038 +20602 clk cpu0 IT (20566) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20602 clk cpu0 R cpsr 820003c5 +20603 clk cpu0 IT (20567) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20603 clk cpu0 R X8 0000000000000001 +20604 clk cpu0 IT (20568) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20605 clk cpu0 IT (20569) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20605 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20605 clk cpu0 R X8 0000000003700730 +20606 clk cpu0 IT (20570) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20606 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +20606 clk cpu0 R X9 000000000000001A +20607 clk cpu0 IT (20571) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20607 clk cpu0 R X10 000000000000001A +20608 clk cpu0 IT (20572) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20608 clk cpu0 R X10 000000000000001A +20609 clk cpu0 IT (20573) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20609 clk cpu0 R X8 000000000370074A +20610 clk cpu0 IT (20574) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20610 clk cpu0 MR1 0370074a:000000f0074a_NS 00 +20610 clk cpu0 R X9 0000000000000000 +20611 clk cpu0 IT (20575) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20611 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20611 clk cpu0 R X8 0000000003700600 +20612 clk cpu0 IT (20576) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20612 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004a +20612 clk cpu0 R X8 000000002300004A +20613 clk cpu0 IT (20577) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20613 clk cpu0 MW1 2300004a:00001624004a_NS 00 +20614 clk cpu0 IT (20578) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20614 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20614 clk cpu0 R X8 0000000003700600 +20615 clk cpu0 IT (20579) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20615 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004a +20615 clk cpu0 R X10 000000002300004A +20616 clk cpu0 IT (20580) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20616 clk cpu0 R X11 0000000000000001 +20617 clk cpu0 IT (20581) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20617 clk cpu0 R X10 000000002300004B +20618 clk cpu0 IT (20582) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20618 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004b +20619 clk cpu0 IT (20583) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20619 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +20619 clk cpu0 R X8 000000000000001A +20620 clk cpu0 IT (20584) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20620 clk cpu0 R X8 000000000000001B +20621 clk cpu0 IT (20585) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20621 clk cpu0 MW1 0370053e:000000f0053e_NS 1b +20622 clk cpu0 IT (20586) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20623 clk cpu0 IT (20587) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20623 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +20623 clk cpu0 R X8 000000000000001B +20624 clk cpu0 IT (20588) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20624 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20624 clk cpu0 R X9 0000000000000038 +20625 clk cpu0 IT (20589) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20625 clk cpu0 R cpsr 820003c5 +20626 clk cpu0 IT (20590) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20626 clk cpu0 R X8 0000000000000001 +20627 clk cpu0 IT (20591) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20628 clk cpu0 IT (20592) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20628 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20628 clk cpu0 R X8 0000000003700730 +20629 clk cpu0 IT (20593) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20629 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +20629 clk cpu0 R X9 000000000000001B +20630 clk cpu0 IT (20594) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20630 clk cpu0 R X10 000000000000001B +20631 clk cpu0 IT (20595) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20631 clk cpu0 R X10 000000000000001B +20632 clk cpu0 IT (20596) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20632 clk cpu0 R X8 000000000370074B +20633 clk cpu0 IT (20597) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20633 clk cpu0 MR1 0370074b:000000f0074b_NS 08 +20633 clk cpu0 R X9 0000000000000008 +20634 clk cpu0 IT (20598) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20634 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20634 clk cpu0 R X8 0000000003700600 +20635 clk cpu0 IT (20599) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20635 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004b +20635 clk cpu0 R X8 000000002300004B +20636 clk cpu0 IT (20600) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20636 clk cpu0 MW1 2300004b:00001624004b_NS 08 +20637 clk cpu0 IT (20601) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20637 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20637 clk cpu0 R X8 0000000003700600 +20638 clk cpu0 IT (20602) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20638 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004b +20638 clk cpu0 R X10 000000002300004B +20639 clk cpu0 IT (20603) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20639 clk cpu0 R X11 0000000000000001 +20640 clk cpu0 IT (20604) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20640 clk cpu0 R X10 000000002300004C +20641 clk cpu0 IT (20605) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20641 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004c +20642 clk cpu0 IT (20606) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20642 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +20642 clk cpu0 R X8 000000000000001B +20643 clk cpu0 IT (20607) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20643 clk cpu0 R X8 000000000000001C +20644 clk cpu0 IT (20608) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20644 clk cpu0 MW1 0370053e:000000f0053e_NS 1c +20645 clk cpu0 IT (20609) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20646 clk cpu0 IT (20610) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20646 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +20646 clk cpu0 R X8 000000000000001C +20647 clk cpu0 IT (20611) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20647 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20647 clk cpu0 R X9 0000000000000038 +20648 clk cpu0 IT (20612) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20648 clk cpu0 R cpsr 820003c5 +20649 clk cpu0 IT (20613) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20649 clk cpu0 R X8 0000000000000001 +20650 clk cpu0 IT (20614) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20651 clk cpu0 IT (20615) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20651 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20651 clk cpu0 R X8 0000000003700730 +20652 clk cpu0 IT (20616) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20652 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +20652 clk cpu0 R X9 000000000000001C +20653 clk cpu0 IT (20617) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20653 clk cpu0 R X10 000000000000001C +20654 clk cpu0 IT (20618) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20654 clk cpu0 R X10 000000000000001C +20655 clk cpu0 IT (20619) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20655 clk cpu0 R X8 000000000370074C +20656 clk cpu0 IT (20620) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20656 clk cpu0 MR1 0370074c:000000f0074c_NS 00 +20656 clk cpu0 R X9 0000000000000000 +20657 clk cpu0 IT (20621) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20657 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20657 clk cpu0 R X8 0000000003700600 +20658 clk cpu0 IT (20622) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20658 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004c +20658 clk cpu0 R X8 000000002300004C +20659 clk cpu0 IT (20623) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20659 clk cpu0 MW1 2300004c:00001624004c_NS 00 +20660 clk cpu0 IT (20624) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20660 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20660 clk cpu0 R X8 0000000003700600 +20661 clk cpu0 IT (20625) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20661 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004c +20661 clk cpu0 R X10 000000002300004C +20662 clk cpu0 IT (20626) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20662 clk cpu0 R X11 0000000000000001 +20663 clk cpu0 IT (20627) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20663 clk cpu0 R X10 000000002300004D +20664 clk cpu0 IT (20628) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20664 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004d +20665 clk cpu0 IT (20629) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20665 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +20665 clk cpu0 R X8 000000000000001C +20666 clk cpu0 IT (20630) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20666 clk cpu0 R X8 000000000000001D +20667 clk cpu0 IT (20631) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20667 clk cpu0 MW1 0370053e:000000f0053e_NS 1d +20668 clk cpu0 IT (20632) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20669 clk cpu0 IT (20633) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20669 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +20669 clk cpu0 R X8 000000000000001D +20670 clk cpu0 IT (20634) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20670 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20670 clk cpu0 R X9 0000000000000038 +20671 clk cpu0 IT (20635) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20671 clk cpu0 R cpsr 820003c5 +20672 clk cpu0 IT (20636) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20672 clk cpu0 R X8 0000000000000001 +20673 clk cpu0 IT (20637) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20674 clk cpu0 IT (20638) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20674 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20674 clk cpu0 R X8 0000000003700730 +20675 clk cpu0 IT (20639) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20675 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +20675 clk cpu0 R X9 000000000000001D +20676 clk cpu0 IT (20640) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20676 clk cpu0 R X10 000000000000001D +20677 clk cpu0 IT (20641) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20677 clk cpu0 R X10 000000000000001D +20678 clk cpu0 IT (20642) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20678 clk cpu0 R X8 000000000370074D +20679 clk cpu0 IT (20643) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20679 clk cpu0 MR1 0370074d:000000f0074d_NS 00 +20679 clk cpu0 R X9 0000000000000000 +20680 clk cpu0 IT (20644) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20680 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20680 clk cpu0 R X8 0000000003700600 +20681 clk cpu0 IT (20645) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20681 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004d +20681 clk cpu0 R X8 000000002300004D +20682 clk cpu0 IT (20646) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20682 clk cpu0 MW1 2300004d:00001624004d_NS 00 +20683 clk cpu0 IT (20647) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20683 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20683 clk cpu0 R X8 0000000003700600 +20684 clk cpu0 IT (20648) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20684 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004d +20684 clk cpu0 R X10 000000002300004D +20685 clk cpu0 IT (20649) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20685 clk cpu0 R X11 0000000000000001 +20686 clk cpu0 IT (20650) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20686 clk cpu0 R X10 000000002300004E +20687 clk cpu0 IT (20651) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20687 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004e +20688 clk cpu0 IT (20652) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20688 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +20688 clk cpu0 R X8 000000000000001D +20689 clk cpu0 IT (20653) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20689 clk cpu0 R X8 000000000000001E +20690 clk cpu0 IT (20654) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20690 clk cpu0 MW1 0370053e:000000f0053e_NS 1e +20691 clk cpu0 IT (20655) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20692 clk cpu0 IT (20656) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20692 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +20692 clk cpu0 R X8 000000000000001E +20693 clk cpu0 IT (20657) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20693 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20693 clk cpu0 R X9 0000000000000038 +20694 clk cpu0 IT (20658) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20694 clk cpu0 R cpsr 820003c5 +20695 clk cpu0 IT (20659) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20695 clk cpu0 R X8 0000000000000001 +20696 clk cpu0 IT (20660) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20697 clk cpu0 IT (20661) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20697 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20697 clk cpu0 R X8 0000000003700730 +20698 clk cpu0 IT (20662) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20698 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +20698 clk cpu0 R X9 000000000000001E +20699 clk cpu0 IT (20663) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20699 clk cpu0 R X10 000000000000001E +20700 clk cpu0 IT (20664) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20700 clk cpu0 R X10 000000000000001E +20701 clk cpu0 IT (20665) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20701 clk cpu0 R X8 000000000370074E +20702 clk cpu0 IT (20666) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20702 clk cpu0 MR1 0370074e:000000f0074e_NS 00 +20702 clk cpu0 R X9 0000000000000000 +20703 clk cpu0 IT (20667) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20703 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20703 clk cpu0 R X8 0000000003700600 +20704 clk cpu0 IT (20668) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20704 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004e +20704 clk cpu0 R X8 000000002300004E +20705 clk cpu0 IT (20669) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20705 clk cpu0 MW1 2300004e:00001624004e_NS 00 +20706 clk cpu0 IT (20670) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20706 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20706 clk cpu0 R X8 0000000003700600 +20707 clk cpu0 IT (20671) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20707 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004e +20707 clk cpu0 R X10 000000002300004E +20708 clk cpu0 IT (20672) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20708 clk cpu0 R X11 0000000000000001 +20709 clk cpu0 IT (20673) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20709 clk cpu0 R X10 000000002300004F +20710 clk cpu0 IT (20674) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20710 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300004f +20711 clk cpu0 IT (20675) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20711 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +20711 clk cpu0 R X8 000000000000001E +20712 clk cpu0 IT (20676) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20712 clk cpu0 R X8 000000000000001F +20713 clk cpu0 IT (20677) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20713 clk cpu0 MW1 0370053e:000000f0053e_NS 1f +20714 clk cpu0 IT (20678) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20715 clk cpu0 IT (20679) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20715 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +20715 clk cpu0 R X8 000000000000001F +20716 clk cpu0 IT (20680) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20716 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20716 clk cpu0 R X9 0000000000000038 +20717 clk cpu0 IT (20681) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20717 clk cpu0 R cpsr 820003c5 +20718 clk cpu0 IT (20682) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20718 clk cpu0 R X8 0000000000000001 +20719 clk cpu0 IT (20683) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20720 clk cpu0 IT (20684) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20720 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20720 clk cpu0 R X8 0000000003700730 +20721 clk cpu0 IT (20685) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20721 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +20721 clk cpu0 R X9 000000000000001F +20722 clk cpu0 IT (20686) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20722 clk cpu0 R X10 000000000000001F +20723 clk cpu0 IT (20687) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20723 clk cpu0 R X10 000000000000001F +20724 clk cpu0 IT (20688) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20724 clk cpu0 R X8 000000000370074F +20725 clk cpu0 IT (20689) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20725 clk cpu0 MR1 0370074f:000000f0074f_NS 00 +20725 clk cpu0 R X9 0000000000000000 +20726 clk cpu0 IT (20690) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20726 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20726 clk cpu0 R X8 0000000003700600 +20727 clk cpu0 IT (20691) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20727 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004f +20727 clk cpu0 R X8 000000002300004F +20728 clk cpu0 IT (20692) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20728 clk cpu0 MW1 2300004f:00001624004f_NS 00 +20729 clk cpu0 IT (20693) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20729 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20729 clk cpu0 R X8 0000000003700600 +20730 clk cpu0 IT (20694) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20730 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300004f +20730 clk cpu0 R X10 000000002300004F +20731 clk cpu0 IT (20695) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20731 clk cpu0 R X11 0000000000000001 +20732 clk cpu0 IT (20696) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20732 clk cpu0 R X10 0000000023000050 +20733 clk cpu0 IT (20697) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20733 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000050 +20734 clk cpu0 IT (20698) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20734 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +20734 clk cpu0 R X8 000000000000001F +20735 clk cpu0 IT (20699) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20735 clk cpu0 R X8 0000000000000020 +20736 clk cpu0 IT (20700) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20736 clk cpu0 MW1 0370053e:000000f0053e_NS 20 +20737 clk cpu0 IT (20701) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20738 clk cpu0 IT (20702) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20738 clk cpu0 MR1 0370053e:000000f0053e_NS 20 +20738 clk cpu0 R X8 0000000000000020 +20739 clk cpu0 IT (20703) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20739 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20739 clk cpu0 R X9 0000000000000038 +20740 clk cpu0 IT (20704) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20740 clk cpu0 R cpsr 820003c5 +20741 clk cpu0 IT (20705) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20741 clk cpu0 R X8 0000000000000001 +20742 clk cpu0 IT (20706) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20743 clk cpu0 IT (20707) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20743 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20743 clk cpu0 R X8 0000000003700730 +20744 clk cpu0 IT (20708) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20744 clk cpu0 MR1 0370053e:000000f0053e_NS 20 +20744 clk cpu0 R X9 0000000000000020 +20745 clk cpu0 IT (20709) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20745 clk cpu0 R X10 0000000000000020 +20746 clk cpu0 IT (20710) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20746 clk cpu0 R X10 0000000000000020 +20747 clk cpu0 IT (20711) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20747 clk cpu0 R X8 0000000003700750 +20748 clk cpu0 IT (20712) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20748 clk cpu0 MR1 03700750:000000f00750_NS f0 +20748 clk cpu0 R X9 00000000000000F0 +20749 clk cpu0 IT (20713) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20749 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20749 clk cpu0 R X8 0000000003700600 +20750 clk cpu0 IT (20714) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20750 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000050 +20750 clk cpu0 R X8 0000000023000050 +20751 clk cpu0 IT (20715) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20751 clk cpu0 MW1 23000050:000016240050_NS f0 +20752 clk cpu0 IT (20716) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20752 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20752 clk cpu0 R X8 0000000003700600 +20753 clk cpu0 IT (20717) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20753 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000050 +20753 clk cpu0 R X10 0000000023000050 +20754 clk cpu0 IT (20718) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20754 clk cpu0 R X11 0000000000000001 +20755 clk cpu0 IT (20719) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20755 clk cpu0 R X10 0000000023000051 +20756 clk cpu0 IT (20720) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20756 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000051 +20757 clk cpu0 IT (20721) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20757 clk cpu0 MR1 0370053e:000000f0053e_NS 20 +20757 clk cpu0 R X8 0000000000000020 +20758 clk cpu0 IT (20722) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20758 clk cpu0 R X8 0000000000000021 +20759 clk cpu0 IT (20723) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20759 clk cpu0 MW1 0370053e:000000f0053e_NS 21 +20760 clk cpu0 IT (20724) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20761 clk cpu0 IT (20725) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20761 clk cpu0 MR1 0370053e:000000f0053e_NS 21 +20761 clk cpu0 R X8 0000000000000021 +20762 clk cpu0 IT (20726) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20762 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20762 clk cpu0 R X9 0000000000000038 +20763 clk cpu0 IT (20727) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20763 clk cpu0 R cpsr 820003c5 +20764 clk cpu0 IT (20728) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20764 clk cpu0 R X8 0000000000000001 +20765 clk cpu0 IT (20729) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20766 clk cpu0 IT (20730) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20766 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20766 clk cpu0 R X8 0000000003700730 +20767 clk cpu0 IT (20731) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20767 clk cpu0 MR1 0370053e:000000f0053e_NS 21 +20767 clk cpu0 R X9 0000000000000021 +20768 clk cpu0 IT (20732) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20768 clk cpu0 R X10 0000000000000021 +20769 clk cpu0 IT (20733) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20769 clk cpu0 R X10 0000000000000021 +20770 clk cpu0 IT (20734) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20770 clk cpu0 R X8 0000000003700751 +20771 clk cpu0 IT (20735) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20771 clk cpu0 MR1 03700751:000000f00751_NS ff +20771 clk cpu0 R X9 00000000000000FF +20772 clk cpu0 IT (20736) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20772 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20772 clk cpu0 R X8 0000000003700600 +20773 clk cpu0 IT (20737) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20773 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000051 +20773 clk cpu0 R X8 0000000023000051 +20774 clk cpu0 IT (20738) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20774 clk cpu0 MW1 23000051:000016240051_NS ff +20775 clk cpu0 IT (20739) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20775 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20775 clk cpu0 R X8 0000000003700600 +20776 clk cpu0 IT (20740) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20776 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000051 +20776 clk cpu0 R X10 0000000023000051 +20777 clk cpu0 IT (20741) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20777 clk cpu0 R X11 0000000000000001 +20778 clk cpu0 IT (20742) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20778 clk cpu0 R X10 0000000023000052 +20779 clk cpu0 IT (20743) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20779 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000052 +20780 clk cpu0 IT (20744) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20780 clk cpu0 MR1 0370053e:000000f0053e_NS 21 +20780 clk cpu0 R X8 0000000000000021 +20781 clk cpu0 IT (20745) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20781 clk cpu0 R X8 0000000000000022 +20782 clk cpu0 IT (20746) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20782 clk cpu0 MW1 0370053e:000000f0053e_NS 22 +20783 clk cpu0 IT (20747) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20784 clk cpu0 IT (20748) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20784 clk cpu0 MR1 0370053e:000000f0053e_NS 22 +20784 clk cpu0 R X8 0000000000000022 +20785 clk cpu0 IT (20749) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20785 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20785 clk cpu0 R X9 0000000000000038 +20786 clk cpu0 IT (20750) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20786 clk cpu0 R cpsr 820003c5 +20787 clk cpu0 IT (20751) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20787 clk cpu0 R X8 0000000000000001 +20788 clk cpu0 IT (20752) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20789 clk cpu0 IT (20753) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20789 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20789 clk cpu0 R X8 0000000003700730 +20790 clk cpu0 IT (20754) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20790 clk cpu0 MR1 0370053e:000000f0053e_NS 22 +20790 clk cpu0 R X9 0000000000000022 +20791 clk cpu0 IT (20755) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20791 clk cpu0 R X10 0000000000000022 +20792 clk cpu0 IT (20756) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20792 clk cpu0 R X10 0000000000000022 +20793 clk cpu0 IT (20757) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20793 clk cpu0 R X8 0000000003700752 +20794 clk cpu0 IT (20758) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20794 clk cpu0 MR1 03700752:000000f00752_NS 00 +20794 clk cpu0 R X9 0000000000000000 +20795 clk cpu0 IT (20759) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20795 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20795 clk cpu0 R X8 0000000003700600 +20796 clk cpu0 IT (20760) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20796 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000052 +20796 clk cpu0 R X8 0000000023000052 +20797 clk cpu0 IT (20761) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20797 clk cpu0 MW1 23000052:000016240052_NS 00 +20798 clk cpu0 IT (20762) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20798 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20798 clk cpu0 R X8 0000000003700600 +20799 clk cpu0 IT (20763) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20799 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000052 +20799 clk cpu0 R X10 0000000023000052 +20800 clk cpu0 IT (20764) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20800 clk cpu0 R X11 0000000000000001 +20801 clk cpu0 IT (20765) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20801 clk cpu0 R X10 0000000023000053 +20802 clk cpu0 IT (20766) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20802 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000053 +20803 clk cpu0 IT (20767) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20803 clk cpu0 MR1 0370053e:000000f0053e_NS 22 +20803 clk cpu0 R X8 0000000000000022 +20804 clk cpu0 IT (20768) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20804 clk cpu0 R X8 0000000000000023 +20805 clk cpu0 IT (20769) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20805 clk cpu0 MW1 0370053e:000000f0053e_NS 23 +20806 clk cpu0 IT (20770) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20807 clk cpu0 IT (20771) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20807 clk cpu0 MR1 0370053e:000000f0053e_NS 23 +20807 clk cpu0 R X8 0000000000000023 +20808 clk cpu0 IT (20772) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20808 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20808 clk cpu0 R X9 0000000000000038 +20809 clk cpu0 IT (20773) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20809 clk cpu0 R cpsr 820003c5 +20810 clk cpu0 IT (20774) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20810 clk cpu0 R X8 0000000000000001 +20811 clk cpu0 IT (20775) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20812 clk cpu0 IT (20776) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20812 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20812 clk cpu0 R X8 0000000003700730 +20813 clk cpu0 IT (20777) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20813 clk cpu0 MR1 0370053e:000000f0053e_NS 23 +20813 clk cpu0 R X9 0000000000000023 +20814 clk cpu0 IT (20778) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20814 clk cpu0 R X10 0000000000000023 +20815 clk cpu0 IT (20779) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20815 clk cpu0 R X10 0000000000000023 +20816 clk cpu0 IT (20780) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20816 clk cpu0 R X8 0000000003700753 +20817 clk cpu0 IT (20781) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20817 clk cpu0 MR1 03700753:000000f00753_NS 41 +20817 clk cpu0 R X9 0000000000000041 +20818 clk cpu0 IT (20782) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20818 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20818 clk cpu0 R X8 0000000003700600 +20819 clk cpu0 IT (20783) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20819 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000053 +20819 clk cpu0 R X8 0000000023000053 +20820 clk cpu0 IT (20784) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20820 clk cpu0 MW1 23000053:000016240053_NS 41 +20821 clk cpu0 IT (20785) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20821 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20821 clk cpu0 R X8 0000000003700600 +20822 clk cpu0 IT (20786) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20822 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000053 +20822 clk cpu0 R X10 0000000023000053 +20823 clk cpu0 IT (20787) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20823 clk cpu0 R X11 0000000000000001 +20824 clk cpu0 IT (20788) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20824 clk cpu0 R X10 0000000023000054 +20825 clk cpu0 IT (20789) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20825 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000054 +20826 clk cpu0 IT (20790) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20826 clk cpu0 MR1 0370053e:000000f0053e_NS 23 +20826 clk cpu0 R X8 0000000000000023 +20827 clk cpu0 IT (20791) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20827 clk cpu0 R X8 0000000000000024 +20828 clk cpu0 IT (20792) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20828 clk cpu0 MW1 0370053e:000000f0053e_NS 24 +20829 clk cpu0 IT (20793) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20830 clk cpu0 IT (20794) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20830 clk cpu0 MR1 0370053e:000000f0053e_NS 24 +20830 clk cpu0 R X8 0000000000000024 +20831 clk cpu0 IT (20795) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20831 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20831 clk cpu0 R X9 0000000000000038 +20832 clk cpu0 IT (20796) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20832 clk cpu0 R cpsr 820003c5 +20833 clk cpu0 IT (20797) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20833 clk cpu0 R X8 0000000000000001 +20834 clk cpu0 IT (20798) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20835 clk cpu0 IT (20799) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20835 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20835 clk cpu0 R X8 0000000003700730 +20836 clk cpu0 IT (20800) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20836 clk cpu0 MR1 0370053e:000000f0053e_NS 24 +20836 clk cpu0 R X9 0000000000000024 +20837 clk cpu0 IT (20801) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20837 clk cpu0 R X10 0000000000000024 +20838 clk cpu0 IT (20802) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20838 clk cpu0 R X10 0000000000000024 +20839 clk cpu0 IT (20803) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20839 clk cpu0 R X8 0000000003700754 +20840 clk cpu0 IT (20804) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20840 clk cpu0 MR1 03700754:000000f00754_NS 00 +20840 clk cpu0 R X9 0000000000000000 +20841 clk cpu0 IT (20805) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20841 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20841 clk cpu0 R X8 0000000003700600 +20842 clk cpu0 IT (20806) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20842 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000054 +20842 clk cpu0 R X8 0000000023000054 +20843 clk cpu0 IT (20807) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20843 clk cpu0 MW1 23000054:000016240054_NS 00 +20844 clk cpu0 IT (20808) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20844 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20844 clk cpu0 R X8 0000000003700600 +20845 clk cpu0 IT (20809) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20845 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000054 +20845 clk cpu0 R X10 0000000023000054 +20846 clk cpu0 IT (20810) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20846 clk cpu0 R X11 0000000000000001 +20847 clk cpu0 IT (20811) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20847 clk cpu0 R X10 0000000023000055 +20848 clk cpu0 IT (20812) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20848 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000055 +20849 clk cpu0 IT (20813) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20849 clk cpu0 MR1 0370053e:000000f0053e_NS 24 +20849 clk cpu0 R X8 0000000000000024 +20850 clk cpu0 IT (20814) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20850 clk cpu0 R X8 0000000000000025 +20851 clk cpu0 IT (20815) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20851 clk cpu0 MW1 0370053e:000000f0053e_NS 25 +20852 clk cpu0 IT (20816) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20853 clk cpu0 IT (20817) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20853 clk cpu0 MR1 0370053e:000000f0053e_NS 25 +20853 clk cpu0 R X8 0000000000000025 +20854 clk cpu0 IT (20818) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20854 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20854 clk cpu0 R X9 0000000000000038 +20855 clk cpu0 IT (20819) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20855 clk cpu0 R cpsr 820003c5 +20856 clk cpu0 IT (20820) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20856 clk cpu0 R X8 0000000000000001 +20857 clk cpu0 IT (20821) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20858 clk cpu0 IT (20822) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20858 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20858 clk cpu0 R X8 0000000003700730 +20859 clk cpu0 IT (20823) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20859 clk cpu0 MR1 0370053e:000000f0053e_NS 25 +20859 clk cpu0 R X9 0000000000000025 +20860 clk cpu0 IT (20824) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20860 clk cpu0 R X10 0000000000000025 +20861 clk cpu0 IT (20825) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20861 clk cpu0 R X10 0000000000000025 +20862 clk cpu0 IT (20826) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20862 clk cpu0 R X8 0000000003700755 +20863 clk cpu0 IT (20827) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20863 clk cpu0 MR1 03700755:000000f00755_NS 00 +20863 clk cpu0 R X9 0000000000000000 +20864 clk cpu0 IT (20828) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20864 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20864 clk cpu0 R X8 0000000003700600 +20865 clk cpu0 IT (20829) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20865 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000055 +20865 clk cpu0 R X8 0000000023000055 +20866 clk cpu0 IT (20830) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20866 clk cpu0 MW1 23000055:000016240055_NS 00 +20867 clk cpu0 IT (20831) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20867 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20867 clk cpu0 R X8 0000000003700600 +20868 clk cpu0 IT (20832) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20868 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000055 +20868 clk cpu0 R X10 0000000023000055 +20869 clk cpu0 IT (20833) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20869 clk cpu0 R X11 0000000000000001 +20870 clk cpu0 IT (20834) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20870 clk cpu0 R X10 0000000023000056 +20871 clk cpu0 IT (20835) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20871 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000056 +20872 clk cpu0 IT (20836) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20872 clk cpu0 MR1 0370053e:000000f0053e_NS 25 +20872 clk cpu0 R X8 0000000000000025 +20873 clk cpu0 IT (20837) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20873 clk cpu0 R X8 0000000000000026 +20874 clk cpu0 IT (20838) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20874 clk cpu0 MW1 0370053e:000000f0053e_NS 26 +20875 clk cpu0 IT (20839) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20876 clk cpu0 IT (20840) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20876 clk cpu0 MR1 0370053e:000000f0053e_NS 26 +20876 clk cpu0 R X8 0000000000000026 +20877 clk cpu0 IT (20841) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20877 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20877 clk cpu0 R X9 0000000000000038 +20878 clk cpu0 IT (20842) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20878 clk cpu0 R cpsr 820003c5 +20879 clk cpu0 IT (20843) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20879 clk cpu0 R X8 0000000000000001 +20880 clk cpu0 IT (20844) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20881 clk cpu0 IT (20845) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20881 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20881 clk cpu0 R X8 0000000003700730 +20882 clk cpu0 IT (20846) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20882 clk cpu0 MR1 0370053e:000000f0053e_NS 26 +20882 clk cpu0 R X9 0000000000000026 +20883 clk cpu0 IT (20847) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20883 clk cpu0 R X10 0000000000000026 +20884 clk cpu0 IT (20848) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20884 clk cpu0 R X10 0000000000000026 +20885 clk cpu0 IT (20849) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20885 clk cpu0 R X8 0000000003700756 +20886 clk cpu0 IT (20850) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20886 clk cpu0 MR1 03700756:000000f00756_NS 00 +20886 clk cpu0 R X9 0000000000000000 +20887 clk cpu0 IT (20851) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20887 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20887 clk cpu0 R X8 0000000003700600 +20888 clk cpu0 IT (20852) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20888 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000056 +20888 clk cpu0 R X8 0000000023000056 +20889 clk cpu0 IT (20853) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20889 clk cpu0 MW1 23000056:000016240056_NS 00 +20890 clk cpu0 IT (20854) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20890 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20890 clk cpu0 R X8 0000000003700600 +20891 clk cpu0 IT (20855) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20891 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000056 +20891 clk cpu0 R X10 0000000023000056 +20892 clk cpu0 IT (20856) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20892 clk cpu0 R X11 0000000000000001 +20893 clk cpu0 IT (20857) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20893 clk cpu0 R X10 0000000023000057 +20894 clk cpu0 IT (20858) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20894 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000057 +20895 clk cpu0 IT (20859) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20895 clk cpu0 MR1 0370053e:000000f0053e_NS 26 +20895 clk cpu0 R X8 0000000000000026 +20896 clk cpu0 IT (20860) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20896 clk cpu0 R X8 0000000000000027 +20897 clk cpu0 IT (20861) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20897 clk cpu0 MW1 0370053e:000000f0053e_NS 27 +20898 clk cpu0 IT (20862) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20899 clk cpu0 IT (20863) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20899 clk cpu0 MR1 0370053e:000000f0053e_NS 27 +20899 clk cpu0 R X8 0000000000000027 +20900 clk cpu0 IT (20864) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20900 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20900 clk cpu0 R X9 0000000000000038 +20901 clk cpu0 IT (20865) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20901 clk cpu0 R cpsr 820003c5 +20902 clk cpu0 IT (20866) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20902 clk cpu0 R X8 0000000000000001 +20903 clk cpu0 IT (20867) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20904 clk cpu0 IT (20868) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20904 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20904 clk cpu0 R X8 0000000003700730 +20905 clk cpu0 IT (20869) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20905 clk cpu0 MR1 0370053e:000000f0053e_NS 27 +20905 clk cpu0 R X9 0000000000000027 +20906 clk cpu0 IT (20870) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20906 clk cpu0 R X10 0000000000000027 +20907 clk cpu0 IT (20871) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20907 clk cpu0 R X10 0000000000000027 +20908 clk cpu0 IT (20872) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20908 clk cpu0 R X8 0000000003700757 +20909 clk cpu0 IT (20873) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20909 clk cpu0 MR1 03700757:000000f00757_NS 00 +20909 clk cpu0 R X9 0000000000000000 +20910 clk cpu0 IT (20874) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20910 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20910 clk cpu0 R X8 0000000003700600 +20911 clk cpu0 IT (20875) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20911 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000057 +20911 clk cpu0 R X8 0000000023000057 +20912 clk cpu0 IT (20876) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20912 clk cpu0 MW1 23000057:000016240057_NS 00 +20913 clk cpu0 IT (20877) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20913 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20913 clk cpu0 R X8 0000000003700600 +20914 clk cpu0 IT (20878) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20914 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000057 +20914 clk cpu0 R X10 0000000023000057 +20915 clk cpu0 IT (20879) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20915 clk cpu0 R X11 0000000000000001 +20916 clk cpu0 IT (20880) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20916 clk cpu0 R X10 0000000023000058 +20917 clk cpu0 IT (20881) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20917 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000058 +20918 clk cpu0 IT (20882) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20918 clk cpu0 MR1 0370053e:000000f0053e_NS 27 +20918 clk cpu0 R X8 0000000000000027 +20919 clk cpu0 IT (20883) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20919 clk cpu0 R X8 0000000000000028 +20920 clk cpu0 IT (20884) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20920 clk cpu0 MW1 0370053e:000000f0053e_NS 28 +20921 clk cpu0 IT (20885) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20922 clk cpu0 IT (20886) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20922 clk cpu0 MR1 0370053e:000000f0053e_NS 28 +20922 clk cpu0 R X8 0000000000000028 +20923 clk cpu0 IT (20887) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20923 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20923 clk cpu0 R X9 0000000000000038 +20924 clk cpu0 IT (20888) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20924 clk cpu0 R cpsr 820003c5 +20925 clk cpu0 IT (20889) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20925 clk cpu0 R X8 0000000000000001 +20926 clk cpu0 IT (20890) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20927 clk cpu0 IT (20891) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20927 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20927 clk cpu0 R X8 0000000003700730 +20928 clk cpu0 IT (20892) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20928 clk cpu0 MR1 0370053e:000000f0053e_NS 28 +20928 clk cpu0 R X9 0000000000000028 +20929 clk cpu0 IT (20893) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20929 clk cpu0 R X10 0000000000000028 +20930 clk cpu0 IT (20894) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20930 clk cpu0 R X10 0000000000000028 +20931 clk cpu0 IT (20895) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20931 clk cpu0 R X8 0000000003700758 +20932 clk cpu0 IT (20896) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20932 clk cpu0 MR1 03700758:000000f00758_NS 88 +20932 clk cpu0 R X9 0000000000000088 +20933 clk cpu0 IT (20897) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20933 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20933 clk cpu0 R X8 0000000003700600 +20934 clk cpu0 IT (20898) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20934 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000058 +20934 clk cpu0 R X8 0000000023000058 +20935 clk cpu0 IT (20899) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20935 clk cpu0 MW1 23000058:000016240058_NS 88 +20936 clk cpu0 IT (20900) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20936 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20936 clk cpu0 R X8 0000000003700600 +20937 clk cpu0 IT (20901) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20937 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000058 +20937 clk cpu0 R X10 0000000023000058 +20938 clk cpu0 IT (20902) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20938 clk cpu0 R X11 0000000000000001 +20939 clk cpu0 IT (20903) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20939 clk cpu0 R X10 0000000023000059 +20940 clk cpu0 IT (20904) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20940 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000059 +20941 clk cpu0 IT (20905) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20941 clk cpu0 MR1 0370053e:000000f0053e_NS 28 +20941 clk cpu0 R X8 0000000000000028 +20942 clk cpu0 IT (20906) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20942 clk cpu0 R X8 0000000000000029 +20943 clk cpu0 IT (20907) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20943 clk cpu0 MW1 0370053e:000000f0053e_NS 29 +20944 clk cpu0 IT (20908) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20945 clk cpu0 IT (20909) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20945 clk cpu0 MR1 0370053e:000000f0053e_NS 29 +20945 clk cpu0 R X8 0000000000000029 +20946 clk cpu0 IT (20910) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20946 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20946 clk cpu0 R X9 0000000000000038 +20947 clk cpu0 IT (20911) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20947 clk cpu0 R cpsr 820003c5 +20948 clk cpu0 IT (20912) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20948 clk cpu0 R X8 0000000000000001 +20949 clk cpu0 IT (20913) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20950 clk cpu0 IT (20914) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20950 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20950 clk cpu0 R X8 0000000003700730 +20951 clk cpu0 IT (20915) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20951 clk cpu0 MR1 0370053e:000000f0053e_NS 29 +20951 clk cpu0 R X9 0000000000000029 +20952 clk cpu0 IT (20916) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20952 clk cpu0 R X10 0000000000000029 +20953 clk cpu0 IT (20917) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20953 clk cpu0 R X10 0000000000000029 +20954 clk cpu0 IT (20918) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20954 clk cpu0 R X8 0000000003700759 +20955 clk cpu0 IT (20919) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20955 clk cpu0 MR1 03700759:000000f00759_NS 10 +20955 clk cpu0 R X9 0000000000000010 +20956 clk cpu0 IT (20920) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20956 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20956 clk cpu0 R X8 0000000003700600 +20957 clk cpu0 IT (20921) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20957 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000059 +20957 clk cpu0 R X8 0000000023000059 +20958 clk cpu0 IT (20922) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20958 clk cpu0 MW1 23000059:000016240059_NS 10 +20959 clk cpu0 IT (20923) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20959 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20959 clk cpu0 R X8 0000000003700600 +20960 clk cpu0 IT (20924) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20960 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000059 +20960 clk cpu0 R X10 0000000023000059 +20961 clk cpu0 IT (20925) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20961 clk cpu0 R X11 0000000000000001 +20962 clk cpu0 IT (20926) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20962 clk cpu0 R X10 000000002300005A +20963 clk cpu0 IT (20927) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20963 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005a +20964 clk cpu0 IT (20928) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20964 clk cpu0 MR1 0370053e:000000f0053e_NS 29 +20964 clk cpu0 R X8 0000000000000029 +20965 clk cpu0 IT (20929) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20965 clk cpu0 R X8 000000000000002A +20966 clk cpu0 IT (20930) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20966 clk cpu0 MW1 0370053e:000000f0053e_NS 2a +20967 clk cpu0 IT (20931) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20968 clk cpu0 IT (20932) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20968 clk cpu0 MR1 0370053e:000000f0053e_NS 2a +20968 clk cpu0 R X8 000000000000002A +20969 clk cpu0 IT (20933) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20969 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20969 clk cpu0 R X9 0000000000000038 +20970 clk cpu0 IT (20934) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20970 clk cpu0 R cpsr 820003c5 +20971 clk cpu0 IT (20935) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20971 clk cpu0 R X8 0000000000000001 +20972 clk cpu0 IT (20936) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20973 clk cpu0 IT (20937) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20973 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20973 clk cpu0 R X8 0000000003700730 +20974 clk cpu0 IT (20938) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20974 clk cpu0 MR1 0370053e:000000f0053e_NS 2a +20974 clk cpu0 R X9 000000000000002A +20975 clk cpu0 IT (20939) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20975 clk cpu0 R X10 000000000000002A +20976 clk cpu0 IT (20940) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20976 clk cpu0 R X10 000000000000002A +20977 clk cpu0 IT (20941) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +20977 clk cpu0 R X8 000000000370075A +20978 clk cpu0 IT (20942) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +20978 clk cpu0 MR1 0370075a:000000f0075a_NS 00 +20978 clk cpu0 R X9 0000000000000000 +20979 clk cpu0 IT (20943) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20979 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20979 clk cpu0 R X8 0000000003700600 +20980 clk cpu0 IT (20944) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +20980 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005a +20980 clk cpu0 R X8 000000002300005A +20981 clk cpu0 IT (20945) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +20981 clk cpu0 MW1 2300005a:00001624005a_NS 00 +20982 clk cpu0 IT (20946) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +20982 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +20982 clk cpu0 R X8 0000000003700600 +20983 clk cpu0 IT (20947) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +20983 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005a +20983 clk cpu0 R X10 000000002300005A +20984 clk cpu0 IT (20948) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +20984 clk cpu0 R X11 0000000000000001 +20985 clk cpu0 IT (20949) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +20985 clk cpu0 R X10 000000002300005B +20986 clk cpu0 IT (20950) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +20986 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005b +20987 clk cpu0 IT (20951) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20987 clk cpu0 MR1 0370053e:000000f0053e_NS 2a +20987 clk cpu0 R X8 000000000000002A +20988 clk cpu0 IT (20952) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +20988 clk cpu0 R X8 000000000000002B +20989 clk cpu0 IT (20953) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +20989 clk cpu0 MW1 0370053e:000000f0053e_NS 2b +20990 clk cpu0 IT (20954) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +20991 clk cpu0 IT (20955) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +20991 clk cpu0 MR1 0370053e:000000f0053e_NS 2b +20991 clk cpu0 R X8 000000000000002B +20992 clk cpu0 IT (20956) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +20992 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +20992 clk cpu0 R X9 0000000000000038 +20993 clk cpu0 IT (20957) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +20993 clk cpu0 R cpsr 820003c5 +20994 clk cpu0 IT (20958) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +20994 clk cpu0 R X8 0000000000000001 +20995 clk cpu0 IT (20959) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +20996 clk cpu0 IT (20960) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +20996 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +20996 clk cpu0 R X8 0000000003700730 +20997 clk cpu0 IT (20961) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +20997 clk cpu0 MR1 0370053e:000000f0053e_NS 2b +20997 clk cpu0 R X9 000000000000002B +20998 clk cpu0 IT (20962) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +20998 clk cpu0 R X10 000000000000002B +20999 clk cpu0 IT (20963) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +20999 clk cpu0 R X10 000000000000002B +21000 clk cpu0 IT (20964) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21000 clk cpu0 R X8 000000000370075B +21001 clk cpu0 IT (20965) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21001 clk cpu0 MR1 0370075b:000000f0075b_NS c0 +21001 clk cpu0 R X9 00000000000000C0 +21002 clk cpu0 IT (20966) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21002 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21002 clk cpu0 R X8 0000000003700600 +21003 clk cpu0 IT (20967) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21003 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005b +21003 clk cpu0 R X8 000000002300005B +21004 clk cpu0 IT (20968) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21004 clk cpu0 MW1 2300005b:00001624005b_NS c0 +21005 clk cpu0 IT (20969) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21005 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21005 clk cpu0 R X8 0000000003700600 +21006 clk cpu0 IT (20970) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21006 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005b +21006 clk cpu0 R X10 000000002300005B +21007 clk cpu0 IT (20971) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21007 clk cpu0 R X11 0000000000000001 +21008 clk cpu0 IT (20972) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21008 clk cpu0 R X10 000000002300005C +21009 clk cpu0 IT (20973) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21009 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005c +21010 clk cpu0 IT (20974) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21010 clk cpu0 MR1 0370053e:000000f0053e_NS 2b +21010 clk cpu0 R X8 000000000000002B +21011 clk cpu0 IT (20975) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21011 clk cpu0 R X8 000000000000002C +21012 clk cpu0 IT (20976) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21012 clk cpu0 MW1 0370053e:000000f0053e_NS 2c +21013 clk cpu0 IT (20977) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21014 clk cpu0 IT (20978) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21014 clk cpu0 MR1 0370053e:000000f0053e_NS 2c +21014 clk cpu0 R X8 000000000000002C +21015 clk cpu0 IT (20979) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21015 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21015 clk cpu0 R X9 0000000000000038 +21016 clk cpu0 IT (20980) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21016 clk cpu0 R cpsr 820003c5 +21017 clk cpu0 IT (20981) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21017 clk cpu0 R X8 0000000000000001 +21018 clk cpu0 IT (20982) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21019 clk cpu0 IT (20983) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21019 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21019 clk cpu0 R X8 0000000003700730 +21020 clk cpu0 IT (20984) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21020 clk cpu0 MR1 0370053e:000000f0053e_NS 2c +21020 clk cpu0 R X9 000000000000002C +21021 clk cpu0 IT (20985) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21021 clk cpu0 R X10 000000000000002C +21022 clk cpu0 IT (20986) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21022 clk cpu0 R X10 000000000000002C +21023 clk cpu0 IT (20987) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21023 clk cpu0 R X8 000000000370075C +21024 clk cpu0 IT (20988) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21024 clk cpu0 MR1 0370075c:000000f0075c_NS 00 +21024 clk cpu0 R X9 0000000000000000 +21025 clk cpu0 IT (20989) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21025 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21025 clk cpu0 R X8 0000000003700600 +21026 clk cpu0 IT (20990) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21026 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005c +21026 clk cpu0 R X8 000000002300005C +21027 clk cpu0 IT (20991) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21027 clk cpu0 MW1 2300005c:00001624005c_NS 00 +21028 clk cpu0 IT (20992) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21028 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21028 clk cpu0 R X8 0000000003700600 +21029 clk cpu0 IT (20993) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21029 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005c +21029 clk cpu0 R X10 000000002300005C +21030 clk cpu0 IT (20994) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21030 clk cpu0 R X11 0000000000000001 +21031 clk cpu0 IT (20995) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21031 clk cpu0 R X10 000000002300005D +21032 clk cpu0 IT (20996) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21032 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005d +21033 clk cpu0 IT (20997) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21033 clk cpu0 MR1 0370053e:000000f0053e_NS 2c +21033 clk cpu0 R X8 000000000000002C +21034 clk cpu0 IT (20998) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21034 clk cpu0 R X8 000000000000002D +21035 clk cpu0 IT (20999) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21035 clk cpu0 MW1 0370053e:000000f0053e_NS 2d +21036 clk cpu0 IT (21000) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21037 clk cpu0 IT (21001) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21037 clk cpu0 MR1 0370053e:000000f0053e_NS 2d +21037 clk cpu0 R X8 000000000000002D +21038 clk cpu0 IT (21002) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21038 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21038 clk cpu0 R X9 0000000000000038 +21039 clk cpu0 IT (21003) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21039 clk cpu0 R cpsr 820003c5 +21040 clk cpu0 IT (21004) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21040 clk cpu0 R X8 0000000000000001 +21041 clk cpu0 IT (21005) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21042 clk cpu0 IT (21006) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21042 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21042 clk cpu0 R X8 0000000003700730 +21043 clk cpu0 IT (21007) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21043 clk cpu0 MR1 0370053e:000000f0053e_NS 2d +21043 clk cpu0 R X9 000000000000002D +21044 clk cpu0 IT (21008) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21044 clk cpu0 R X10 000000000000002D +21045 clk cpu0 IT (21009) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21045 clk cpu0 R X10 000000000000002D +21046 clk cpu0 IT (21010) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21046 clk cpu0 R X8 000000000370075D +21047 clk cpu0 IT (21011) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21047 clk cpu0 MR1 0370075d:000000f0075d_NS 00 +21047 clk cpu0 R X9 0000000000000000 +21048 clk cpu0 IT (21012) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21048 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21048 clk cpu0 R X8 0000000003700600 +21049 clk cpu0 IT (21013) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21049 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005d +21049 clk cpu0 R X8 000000002300005D +21050 clk cpu0 IT (21014) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21050 clk cpu0 MW1 2300005d:00001624005d_NS 00 +21051 clk cpu0 IT (21015) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21051 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21051 clk cpu0 R X8 0000000003700600 +21052 clk cpu0 IT (21016) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21052 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005d +21052 clk cpu0 R X10 000000002300005D +21053 clk cpu0 IT (21017) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21053 clk cpu0 R X11 0000000000000001 +21054 clk cpu0 IT (21018) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21054 clk cpu0 R X10 000000002300005E +21055 clk cpu0 IT (21019) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21055 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005e +21056 clk cpu0 IT (21020) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21056 clk cpu0 MR1 0370053e:000000f0053e_NS 2d +21056 clk cpu0 R X8 000000000000002D +21057 clk cpu0 IT (21021) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21057 clk cpu0 R X8 000000000000002E +21058 clk cpu0 IT (21022) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21058 clk cpu0 MW1 0370053e:000000f0053e_NS 2e +21059 clk cpu0 IT (21023) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21060 clk cpu0 IT (21024) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21060 clk cpu0 MR1 0370053e:000000f0053e_NS 2e +21060 clk cpu0 R X8 000000000000002E +21061 clk cpu0 IT (21025) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21061 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21061 clk cpu0 R X9 0000000000000038 +21062 clk cpu0 IT (21026) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21062 clk cpu0 R cpsr 820003c5 +21063 clk cpu0 IT (21027) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21063 clk cpu0 R X8 0000000000000001 +21064 clk cpu0 IT (21028) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21065 clk cpu0 IT (21029) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21065 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21065 clk cpu0 R X8 0000000003700730 +21066 clk cpu0 IT (21030) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21066 clk cpu0 MR1 0370053e:000000f0053e_NS 2e +21066 clk cpu0 R X9 000000000000002E +21067 clk cpu0 IT (21031) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21067 clk cpu0 R X10 000000000000002E +21068 clk cpu0 IT (21032) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21068 clk cpu0 R X10 000000000000002E +21069 clk cpu0 IT (21033) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21069 clk cpu0 R X8 000000000370075E +21070 clk cpu0 IT (21034) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21070 clk cpu0 MR1 0370075e:000000f0075e_NS 00 +21070 clk cpu0 R X9 0000000000000000 +21071 clk cpu0 IT (21035) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21071 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21071 clk cpu0 R X8 0000000003700600 +21072 clk cpu0 IT (21036) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21072 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005e +21072 clk cpu0 R X8 000000002300005E +21073 clk cpu0 IT (21037) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21073 clk cpu0 MW1 2300005e:00001624005e_NS 00 +21074 clk cpu0 IT (21038) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21074 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21074 clk cpu0 R X8 0000000003700600 +21075 clk cpu0 IT (21039) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21075 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005e +21075 clk cpu0 R X10 000000002300005E +21076 clk cpu0 IT (21040) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21076 clk cpu0 R X11 0000000000000001 +21077 clk cpu0 IT (21041) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21077 clk cpu0 R X10 000000002300005F +21078 clk cpu0 IT (21042) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21078 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300005f +21079 clk cpu0 IT (21043) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21079 clk cpu0 MR1 0370053e:000000f0053e_NS 2e +21079 clk cpu0 R X8 000000000000002E +21080 clk cpu0 IT (21044) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21080 clk cpu0 R X8 000000000000002F +21081 clk cpu0 IT (21045) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21081 clk cpu0 MW1 0370053e:000000f0053e_NS 2f +21082 clk cpu0 IT (21046) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21083 clk cpu0 IT (21047) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21083 clk cpu0 MR1 0370053e:000000f0053e_NS 2f +21083 clk cpu0 R X8 000000000000002F +21084 clk cpu0 IT (21048) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21084 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21084 clk cpu0 R X9 0000000000000038 +21085 clk cpu0 IT (21049) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21085 clk cpu0 R cpsr 820003c5 +21086 clk cpu0 IT (21050) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21086 clk cpu0 R X8 0000000000000001 +21087 clk cpu0 IT (21051) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21088 clk cpu0 IT (21052) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21088 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21088 clk cpu0 R X8 0000000003700730 +21089 clk cpu0 IT (21053) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21089 clk cpu0 MR1 0370053e:000000f0053e_NS 2f +21089 clk cpu0 R X9 000000000000002F +21090 clk cpu0 IT (21054) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21090 clk cpu0 R X10 000000000000002F +21091 clk cpu0 IT (21055) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21091 clk cpu0 R X10 000000000000002F +21092 clk cpu0 IT (21056) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21092 clk cpu0 R X8 000000000370075F +21093 clk cpu0 IT (21057) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21093 clk cpu0 MR1 0370075f:000000f0075f_NS 00 +21093 clk cpu0 R X9 0000000000000000 +21094 clk cpu0 IT (21058) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21094 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21094 clk cpu0 R X8 0000000003700600 +21095 clk cpu0 IT (21059) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21095 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005f +21095 clk cpu0 R X8 000000002300005F +21096 clk cpu0 IT (21060) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21096 clk cpu0 MW1 2300005f:00001624005f_NS 00 +21097 clk cpu0 IT (21061) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21097 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21097 clk cpu0 R X8 0000000003700600 +21098 clk cpu0 IT (21062) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21098 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300005f +21098 clk cpu0 R X10 000000002300005F +21099 clk cpu0 IT (21063) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21099 clk cpu0 R X11 0000000000000001 +21100 clk cpu0 IT (21064) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21100 clk cpu0 R X10 0000000023000060 +21101 clk cpu0 IT (21065) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21101 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000060 +21102 clk cpu0 IT (21066) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21102 clk cpu0 MR1 0370053e:000000f0053e_NS 2f +21102 clk cpu0 R X8 000000000000002F +21103 clk cpu0 IT (21067) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21103 clk cpu0 R X8 0000000000000030 +21104 clk cpu0 IT (21068) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21104 clk cpu0 MW1 0370053e:000000f0053e_NS 30 +21105 clk cpu0 IT (21069) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21106 clk cpu0 IT (21070) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21106 clk cpu0 MR1 0370053e:000000f0053e_NS 30 +21106 clk cpu0 R X8 0000000000000030 +21107 clk cpu0 IT (21071) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21107 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21107 clk cpu0 R X9 0000000000000038 +21108 clk cpu0 IT (21072) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21108 clk cpu0 R cpsr 820003c5 +21109 clk cpu0 IT (21073) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21109 clk cpu0 R X8 0000000000000001 +21110 clk cpu0 IT (21074) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21111 clk cpu0 IT (21075) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21111 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21111 clk cpu0 R X8 0000000003700730 +21112 clk cpu0 IT (21076) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21112 clk cpu0 MR1 0370053e:000000f0053e_NS 30 +21112 clk cpu0 R X9 0000000000000030 +21113 clk cpu0 IT (21077) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21113 clk cpu0 R X10 0000000000000030 +21114 clk cpu0 IT (21078) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21114 clk cpu0 R X10 0000000000000030 +21115 clk cpu0 IT (21079) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21115 clk cpu0 R X8 0000000003700760 +21116 clk cpu0 IT (21080) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21116 clk cpu0 MR1 03700760:000000f00760_NS 00 +21116 clk cpu0 R X9 0000000000000000 +21117 clk cpu0 IT (21081) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21117 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21117 clk cpu0 R X8 0000000003700600 +21118 clk cpu0 IT (21082) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21118 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000060 +21118 clk cpu0 R X8 0000000023000060 +21119 clk cpu0 IT (21083) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21119 clk cpu0 MW1 23000060:000016240060_NS 00 +21120 clk cpu0 IT (21084) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21120 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21120 clk cpu0 R X8 0000000003700600 +21121 clk cpu0 IT (21085) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21121 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000060 +21121 clk cpu0 R X10 0000000023000060 +21122 clk cpu0 IT (21086) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21122 clk cpu0 R X11 0000000000000001 +21123 clk cpu0 IT (21087) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21123 clk cpu0 R X10 0000000023000061 +21124 clk cpu0 IT (21088) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21124 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000061 +21125 clk cpu0 IT (21089) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21125 clk cpu0 MR1 0370053e:000000f0053e_NS 30 +21125 clk cpu0 R X8 0000000000000030 +21126 clk cpu0 IT (21090) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21126 clk cpu0 R X8 0000000000000031 +21127 clk cpu0 IT (21091) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21127 clk cpu0 MW1 0370053e:000000f0053e_NS 31 +21128 clk cpu0 IT (21092) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21129 clk cpu0 IT (21093) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21129 clk cpu0 MR1 0370053e:000000f0053e_NS 31 +21129 clk cpu0 R X8 0000000000000031 +21130 clk cpu0 IT (21094) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21130 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21130 clk cpu0 R X9 0000000000000038 +21131 clk cpu0 IT (21095) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21131 clk cpu0 R cpsr 820003c5 +21132 clk cpu0 IT (21096) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21132 clk cpu0 R X8 0000000000000001 +21133 clk cpu0 IT (21097) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21134 clk cpu0 IT (21098) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21134 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21134 clk cpu0 R X8 0000000003700730 +21135 clk cpu0 IT (21099) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21135 clk cpu0 MR1 0370053e:000000f0053e_NS 31 +21135 clk cpu0 R X9 0000000000000031 +21136 clk cpu0 IT (21100) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21136 clk cpu0 R X10 0000000000000031 +21137 clk cpu0 IT (21101) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21137 clk cpu0 R X10 0000000000000031 +21138 clk cpu0 IT (21102) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21138 clk cpu0 R X8 0000000003700761 +21139 clk cpu0 IT (21103) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21139 clk cpu0 MR1 03700761:000000f00761_NS 00 +21139 clk cpu0 R X9 0000000000000000 +21140 clk cpu0 IT (21104) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21140 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21140 clk cpu0 R X8 0000000003700600 +21141 clk cpu0 IT (21105) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21141 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000061 +21141 clk cpu0 R X8 0000000023000061 +21142 clk cpu0 IT (21106) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21142 clk cpu0 MW1 23000061:000016240061_NS 00 +21143 clk cpu0 IT (21107) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21143 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21143 clk cpu0 R X8 0000000003700600 +21144 clk cpu0 IT (21108) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21144 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000061 +21144 clk cpu0 R X10 0000000023000061 +21145 clk cpu0 IT (21109) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21145 clk cpu0 R X11 0000000000000001 +21146 clk cpu0 IT (21110) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21146 clk cpu0 R X10 0000000023000062 +21147 clk cpu0 IT (21111) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21147 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000062 +21148 clk cpu0 IT (21112) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21148 clk cpu0 MR1 0370053e:000000f0053e_NS 31 +21148 clk cpu0 R X8 0000000000000031 +21149 clk cpu0 IT (21113) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21149 clk cpu0 R X8 0000000000000032 +21150 clk cpu0 IT (21114) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21150 clk cpu0 MW1 0370053e:000000f0053e_NS 32 +21151 clk cpu0 IT (21115) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21152 clk cpu0 IT (21116) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21152 clk cpu0 MR1 0370053e:000000f0053e_NS 32 +21152 clk cpu0 R X8 0000000000000032 +21153 clk cpu0 IT (21117) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21153 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21153 clk cpu0 R X9 0000000000000038 +21154 clk cpu0 IT (21118) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21154 clk cpu0 R cpsr 820003c5 +21155 clk cpu0 IT (21119) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21155 clk cpu0 R X8 0000000000000001 +21156 clk cpu0 IT (21120) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21157 clk cpu0 IT (21121) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21157 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21157 clk cpu0 R X8 0000000003700730 +21158 clk cpu0 IT (21122) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21158 clk cpu0 MR1 0370053e:000000f0053e_NS 32 +21158 clk cpu0 R X9 0000000000000032 +21159 clk cpu0 IT (21123) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21159 clk cpu0 R X10 0000000000000032 +21160 clk cpu0 IT (21124) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21160 clk cpu0 R X10 0000000000000032 +21161 clk cpu0 IT (21125) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21161 clk cpu0 R X8 0000000003700762 +21162 clk cpu0 IT (21126) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21162 clk cpu0 MR1 03700762:000000f00762_NS 00 +21162 clk cpu0 R X9 0000000000000000 +21163 clk cpu0 IT (21127) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21163 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21163 clk cpu0 R X8 0000000003700600 +21164 clk cpu0 IT (21128) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21164 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000062 +21164 clk cpu0 R X8 0000000023000062 +21165 clk cpu0 IT (21129) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21165 clk cpu0 MW1 23000062:000016240062_NS 00 +21166 clk cpu0 IT (21130) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21166 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21166 clk cpu0 R X8 0000000003700600 +21167 clk cpu0 IT (21131) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21167 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000062 +21167 clk cpu0 R X10 0000000023000062 +21168 clk cpu0 IT (21132) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21168 clk cpu0 R X11 0000000000000001 +21169 clk cpu0 IT (21133) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21169 clk cpu0 R X10 0000000023000063 +21170 clk cpu0 IT (21134) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21170 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000063 +21171 clk cpu0 IT (21135) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21171 clk cpu0 MR1 0370053e:000000f0053e_NS 32 +21171 clk cpu0 R X8 0000000000000032 +21172 clk cpu0 IT (21136) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21172 clk cpu0 R X8 0000000000000033 +21173 clk cpu0 IT (21137) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21173 clk cpu0 MW1 0370053e:000000f0053e_NS 33 +21174 clk cpu0 IT (21138) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21175 clk cpu0 IT (21139) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21175 clk cpu0 MR1 0370053e:000000f0053e_NS 33 +21175 clk cpu0 R X8 0000000000000033 +21176 clk cpu0 IT (21140) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21176 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21176 clk cpu0 R X9 0000000000000038 +21177 clk cpu0 IT (21141) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21177 clk cpu0 R cpsr 820003c5 +21178 clk cpu0 IT (21142) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21178 clk cpu0 R X8 0000000000000001 +21179 clk cpu0 IT (21143) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21180 clk cpu0 IT (21144) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21180 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21180 clk cpu0 R X8 0000000003700730 +21181 clk cpu0 IT (21145) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21181 clk cpu0 MR1 0370053e:000000f0053e_NS 33 +21181 clk cpu0 R X9 0000000000000033 +21182 clk cpu0 IT (21146) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21182 clk cpu0 R X10 0000000000000033 +21183 clk cpu0 IT (21147) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21183 clk cpu0 R X10 0000000000000033 +21184 clk cpu0 IT (21148) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21184 clk cpu0 R X8 0000000003700763 +21185 clk cpu0 IT (21149) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21185 clk cpu0 MR1 03700763:000000f00763_NS 00 +21185 clk cpu0 R X9 0000000000000000 +21186 clk cpu0 IT (21150) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21186 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21186 clk cpu0 R X8 0000000003700600 +21187 clk cpu0 IT (21151) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21187 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000063 +21187 clk cpu0 R X8 0000000023000063 +21188 clk cpu0 IT (21152) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21188 clk cpu0 MW1 23000063:000016240063_NS 00 +21189 clk cpu0 IT (21153) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21189 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21189 clk cpu0 R X8 0000000003700600 +21190 clk cpu0 IT (21154) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21190 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000063 +21190 clk cpu0 R X10 0000000023000063 +21191 clk cpu0 IT (21155) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21191 clk cpu0 R X11 0000000000000001 +21192 clk cpu0 IT (21156) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21192 clk cpu0 R X10 0000000023000064 +21193 clk cpu0 IT (21157) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21193 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000064 +21194 clk cpu0 IT (21158) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21194 clk cpu0 MR1 0370053e:000000f0053e_NS 33 +21194 clk cpu0 R X8 0000000000000033 +21195 clk cpu0 IT (21159) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21195 clk cpu0 R X8 0000000000000034 +21196 clk cpu0 IT (21160) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21196 clk cpu0 MW1 0370053e:000000f0053e_NS 34 +21197 clk cpu0 IT (21161) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21198 clk cpu0 IT (21162) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21198 clk cpu0 MR1 0370053e:000000f0053e_NS 34 +21198 clk cpu0 R X8 0000000000000034 +21199 clk cpu0 IT (21163) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21199 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21199 clk cpu0 R X9 0000000000000038 +21200 clk cpu0 IT (21164) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21200 clk cpu0 R cpsr 820003c5 +21201 clk cpu0 IT (21165) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21201 clk cpu0 R X8 0000000000000001 +21202 clk cpu0 IT (21166) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21203 clk cpu0 IT (21167) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21203 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21203 clk cpu0 R X8 0000000003700730 +21204 clk cpu0 IT (21168) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21204 clk cpu0 MR1 0370053e:000000f0053e_NS 34 +21204 clk cpu0 R X9 0000000000000034 +21205 clk cpu0 IT (21169) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21205 clk cpu0 R X10 0000000000000034 +21206 clk cpu0 IT (21170) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21206 clk cpu0 R X10 0000000000000034 +21207 clk cpu0 IT (21171) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21207 clk cpu0 R X8 0000000003700764 +21208 clk cpu0 IT (21172) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21208 clk cpu0 MR1 03700764:000000f00764_NS 00 +21208 clk cpu0 R X9 0000000000000000 +21209 clk cpu0 IT (21173) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21209 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21209 clk cpu0 R X8 0000000003700600 +21210 clk cpu0 IT (21174) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21210 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000064 +21210 clk cpu0 R X8 0000000023000064 +21211 clk cpu0 IT (21175) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21211 clk cpu0 MW1 23000064:000016240064_NS 00 +21212 clk cpu0 IT (21176) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21212 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21212 clk cpu0 R X8 0000000003700600 +21213 clk cpu0 IT (21177) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21213 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000064 +21213 clk cpu0 R X10 0000000023000064 +21214 clk cpu0 IT (21178) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21214 clk cpu0 R X11 0000000000000001 +21215 clk cpu0 IT (21179) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21215 clk cpu0 R X10 0000000023000065 +21216 clk cpu0 IT (21180) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21216 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000065 +21217 clk cpu0 IT (21181) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21217 clk cpu0 MR1 0370053e:000000f0053e_NS 34 +21217 clk cpu0 R X8 0000000000000034 +21218 clk cpu0 IT (21182) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21218 clk cpu0 R X8 0000000000000035 +21219 clk cpu0 IT (21183) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21219 clk cpu0 MW1 0370053e:000000f0053e_NS 35 +21220 clk cpu0 IT (21184) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21221 clk cpu0 IT (21185) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21221 clk cpu0 MR1 0370053e:000000f0053e_NS 35 +21221 clk cpu0 R X8 0000000000000035 +21222 clk cpu0 IT (21186) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21222 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21222 clk cpu0 R X9 0000000000000038 +21223 clk cpu0 IT (21187) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21223 clk cpu0 R cpsr 820003c5 +21224 clk cpu0 IT (21188) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21224 clk cpu0 R X8 0000000000000001 +21225 clk cpu0 IT (21189) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21226 clk cpu0 IT (21190) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21226 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21226 clk cpu0 R X8 0000000003700730 +21227 clk cpu0 IT (21191) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21227 clk cpu0 MR1 0370053e:000000f0053e_NS 35 +21227 clk cpu0 R X9 0000000000000035 +21228 clk cpu0 IT (21192) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21228 clk cpu0 R X10 0000000000000035 +21229 clk cpu0 IT (21193) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21229 clk cpu0 R X10 0000000000000035 +21230 clk cpu0 IT (21194) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21230 clk cpu0 R X8 0000000003700765 +21231 clk cpu0 IT (21195) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21231 clk cpu0 MR1 03700765:000000f00765_NS 00 +21231 clk cpu0 R X9 0000000000000000 +21232 clk cpu0 IT (21196) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21232 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21232 clk cpu0 R X8 0000000003700600 +21233 clk cpu0 IT (21197) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21233 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000065 +21233 clk cpu0 R X8 0000000023000065 +21234 clk cpu0 IT (21198) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21234 clk cpu0 MW1 23000065:000016240065_NS 00 +21235 clk cpu0 IT (21199) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21235 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21235 clk cpu0 R X8 0000000003700600 +21236 clk cpu0 IT (21200) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21236 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000065 +21236 clk cpu0 R X10 0000000023000065 +21237 clk cpu0 IT (21201) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21237 clk cpu0 R X11 0000000000000001 +21238 clk cpu0 IT (21202) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21238 clk cpu0 R X10 0000000023000066 +21239 clk cpu0 IT (21203) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21239 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000066 +21240 clk cpu0 IT (21204) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21240 clk cpu0 MR1 0370053e:000000f0053e_NS 35 +21240 clk cpu0 R X8 0000000000000035 +21241 clk cpu0 IT (21205) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21241 clk cpu0 R X8 0000000000000036 +21242 clk cpu0 IT (21206) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21242 clk cpu0 MW1 0370053e:000000f0053e_NS 36 +21243 clk cpu0 IT (21207) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21244 clk cpu0 IT (21208) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21244 clk cpu0 MR1 0370053e:000000f0053e_NS 36 +21244 clk cpu0 R X8 0000000000000036 +21245 clk cpu0 IT (21209) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21245 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21245 clk cpu0 R X9 0000000000000038 +21246 clk cpu0 IT (21210) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21246 clk cpu0 R cpsr 820003c5 +21247 clk cpu0 IT (21211) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21247 clk cpu0 R X8 0000000000000001 +21248 clk cpu0 IT (21212) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21249 clk cpu0 IT (21213) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21249 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21249 clk cpu0 R X8 0000000003700730 +21250 clk cpu0 IT (21214) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21250 clk cpu0 MR1 0370053e:000000f0053e_NS 36 +21250 clk cpu0 R X9 0000000000000036 +21251 clk cpu0 IT (21215) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21251 clk cpu0 R X10 0000000000000036 +21252 clk cpu0 IT (21216) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21252 clk cpu0 R X10 0000000000000036 +21253 clk cpu0 IT (21217) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21253 clk cpu0 R X8 0000000003700766 +21254 clk cpu0 IT (21218) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21254 clk cpu0 MR1 03700766:000000f00766_NS 00 +21254 clk cpu0 R X9 0000000000000000 +21255 clk cpu0 IT (21219) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21255 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21255 clk cpu0 R X8 0000000003700600 +21256 clk cpu0 IT (21220) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21256 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000066 +21256 clk cpu0 R X8 0000000023000066 +21257 clk cpu0 IT (21221) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21257 clk cpu0 MW1 23000066:000016240066_NS 00 +21258 clk cpu0 IT (21222) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21258 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21258 clk cpu0 R X8 0000000003700600 +21259 clk cpu0 IT (21223) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21259 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000066 +21259 clk cpu0 R X10 0000000023000066 +21260 clk cpu0 IT (21224) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21260 clk cpu0 R X11 0000000000000001 +21261 clk cpu0 IT (21225) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21261 clk cpu0 R X10 0000000023000067 +21262 clk cpu0 IT (21226) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21262 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000067 +21263 clk cpu0 IT (21227) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21263 clk cpu0 MR1 0370053e:000000f0053e_NS 36 +21263 clk cpu0 R X8 0000000000000036 +21264 clk cpu0 IT (21228) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21264 clk cpu0 R X8 0000000000000037 +21265 clk cpu0 IT (21229) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21265 clk cpu0 MW1 0370053e:000000f0053e_NS 37 +21266 clk cpu0 IT (21230) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21267 clk cpu0 IT (21231) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21267 clk cpu0 MR1 0370053e:000000f0053e_NS 37 +21267 clk cpu0 R X8 0000000000000037 +21268 clk cpu0 IT (21232) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21268 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21268 clk cpu0 R X9 0000000000000038 +21269 clk cpu0 IT (21233) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21269 clk cpu0 R cpsr 820003c5 +21270 clk cpu0 IT (21234) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21270 clk cpu0 R X8 0000000000000001 +21271 clk cpu0 IT (21235) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21272 clk cpu0 IT (21236) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21272 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700730 +21272 clk cpu0 R X8 0000000003700730 +21273 clk cpu0 IT (21237) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21273 clk cpu0 MR1 0370053e:000000f0053e_NS 37 +21273 clk cpu0 R X9 0000000000000037 +21274 clk cpu0 IT (21238) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21274 clk cpu0 R X10 0000000000000037 +21275 clk cpu0 IT (21239) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21275 clk cpu0 R X10 0000000000000037 +21276 clk cpu0 IT (21240) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21276 clk cpu0 R X8 0000000003700767 +21277 clk cpu0 IT (21241) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21277 clk cpu0 MR1 03700767:000000f00767_NS 00 +21277 clk cpu0 R X9 0000000000000000 +21278 clk cpu0 IT (21242) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21278 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21278 clk cpu0 R X8 0000000003700600 +21279 clk cpu0 IT (21243) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21279 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000067 +21279 clk cpu0 R X8 0000000023000067 +21280 clk cpu0 IT (21244) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21280 clk cpu0 MW1 23000067:000016240067_NS 00 +21281 clk cpu0 IT (21245) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21281 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21281 clk cpu0 R X8 0000000003700600 +21282 clk cpu0 IT (21246) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21282 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000067 +21282 clk cpu0 R X10 0000000023000067 +21283 clk cpu0 IT (21247) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21283 clk cpu0 R X11 0000000000000001 +21284 clk cpu0 IT (21248) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21284 clk cpu0 R X10 0000000023000068 +21285 clk cpu0 IT (21249) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21285 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000068 +21286 clk cpu0 IT (21250) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21286 clk cpu0 MR1 0370053e:000000f0053e_NS 37 +21286 clk cpu0 R X8 0000000000000037 +21287 clk cpu0 IT (21251) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21287 clk cpu0 R X8 0000000000000038 +21288 clk cpu0 IT (21252) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21288 clk cpu0 MW1 0370053e:000000f0053e_NS 38 +21289 clk cpu0 IT (21253) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21290 clk cpu0 IT (21254) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21290 clk cpu0 MR1 0370053e:000000f0053e_NS 38 +21290 clk cpu0 R X8 0000000000000038 +21291 clk cpu0 IT (21255) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21291 clk cpu0 MR1 0370053f:000000f0053f_NS 38 +21291 clk cpu0 R X9 0000000000000038 +21292 clk cpu0 IT (21256) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21292 clk cpu0 R cpsr 620003c5 +21293 clk cpu0 IT (21257) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21293 clk cpu0 R X8 0000000000000000 +21294 clk cpu0 IS (21258) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21295 clk cpu0 IT (21259) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +21296 clk cpu0 IT (21260) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +21296 clk cpu0 R SP_EL1 0000000003700550 +21297 clk cpu0 IT (21261) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +21298 clk cpu0 IT (21262) 00011b2c:000010011b2c_NS 52800008 O EL1h_n : MOV w8,#0 +21298 clk cpu0 R X8 0000000000000000 +21299 clk cpu0 IT (21263) 00011b30:000010011b30_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21299 clk cpu0 MW2 037005ce:000000f005ce_NS 0000 +21300 clk cpu0 IT (21264) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21300 clk cpu0 MR2 037005ce:000000f005ce_NS 0000 +21300 clk cpu0 R X8 0000000000000000 +21301 clk cpu0 IT (21265) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21301 clk cpu0 R cpsr 820003c5 +21302 clk cpu0 IT (21266) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21302 clk cpu0 R X8 0000000000000001 +21302 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00db ALLOC 0x000010011b40_NS +21302 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06d0 ALLOC 0x000010011b40_NS +21303 clk cpu0 IT (21267) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21304 clk cpu0 IT (21268) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21304 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21304 clk cpu0 R X8 0000000003700700 +21305 clk cpu0 IT (21269) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21305 clk cpu0 R X9 0000000000000010 +21306 clk cpu0 IT (21270) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21306 clk cpu0 R X8 0000000003700710 +21307 clk cpu0 IT (21271) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21307 clk cpu0 R X9 0000000000000058 +21308 clk cpu0 IT (21272) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21308 clk cpu0 R X8 0000000003700768 +21309 clk cpu0 IT (21273) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21309 clk cpu0 MR2 037005ce:000000f005ce_NS 0000 +21309 clk cpu0 R X10 0000000000000000 +21310 clk cpu0 IT (21274) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21310 clk cpu0 R X9 0000000000000000 +21311 clk cpu0 IT (21275) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21311 clk cpu0 R X8 0000000003700768 +21312 clk cpu0 IT (21276) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21312 clk cpu0 R X10 0000000000000000 +21313 clk cpu0 IT (21277) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21313 clk cpu0 MW1 03700768:000000f00768_NS 00 +21314 clk cpu0 IT (21278) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21314 clk cpu0 MR2 037005ce:000000f005ce_NS 0000 +21314 clk cpu0 R X8 0000000000000000 +21315 clk cpu0 IT (21279) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21315 clk cpu0 R X8 0000000000000001 +21316 clk cpu0 IT (21280) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21316 clk cpu0 MW2 037005ce:000000f005ce_NS 0001 +21317 clk cpu0 IT (21281) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21318 clk cpu0 IT (21282) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21318 clk cpu0 MR2 037005ce:000000f005ce_NS 0001 +21318 clk cpu0 R X8 0000000000000001 +21319 clk cpu0 IT (21283) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21319 clk cpu0 R cpsr 820003c5 +21320 clk cpu0 IT (21284) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21320 clk cpu0 R X8 0000000000000001 +21321 clk cpu0 IT (21285) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21322 clk cpu0 IT (21286) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21322 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21322 clk cpu0 R X8 0000000003700700 +21323 clk cpu0 IT (21287) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21323 clk cpu0 R X9 0000000000000010 +21324 clk cpu0 IT (21288) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21324 clk cpu0 R X8 0000000003700710 +21325 clk cpu0 IT (21289) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21325 clk cpu0 R X9 0000000000000058 +21326 clk cpu0 IT (21290) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21326 clk cpu0 R X8 0000000003700768 +21327 clk cpu0 IT (21291) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21327 clk cpu0 MR2 037005ce:000000f005ce_NS 0001 +21327 clk cpu0 R X10 0000000000000001 +21328 clk cpu0 IT (21292) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21328 clk cpu0 R X9 0000000000000001 +21329 clk cpu0 IT (21293) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21329 clk cpu0 R X8 0000000003700769 +21330 clk cpu0 IT (21294) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21330 clk cpu0 R X10 0000000000000000 +21331 clk cpu0 IT (21295) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21331 clk cpu0 MW1 03700769:000000f00769_NS 00 +21332 clk cpu0 IT (21296) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21332 clk cpu0 MR2 037005ce:000000f005ce_NS 0001 +21332 clk cpu0 R X8 0000000000000001 +21333 clk cpu0 IT (21297) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21333 clk cpu0 R X8 0000000000000002 +21334 clk cpu0 IT (21298) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21334 clk cpu0 MW2 037005ce:000000f005ce_NS 0002 +21335 clk cpu0 IT (21299) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21336 clk cpu0 IT (21300) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21336 clk cpu0 MR2 037005ce:000000f005ce_NS 0002 +21336 clk cpu0 R X8 0000000000000002 +21337 clk cpu0 IT (21301) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21337 clk cpu0 R cpsr 820003c5 +21338 clk cpu0 IT (21302) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21338 clk cpu0 R X8 0000000000000001 +21339 clk cpu0 IT (21303) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21340 clk cpu0 IT (21304) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21340 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21340 clk cpu0 R X8 0000000003700700 +21341 clk cpu0 IT (21305) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21341 clk cpu0 R X9 0000000000000010 +21342 clk cpu0 IT (21306) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21342 clk cpu0 R X8 0000000003700710 +21343 clk cpu0 IT (21307) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21343 clk cpu0 R X9 0000000000000058 +21344 clk cpu0 IT (21308) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21344 clk cpu0 R X8 0000000003700768 +21345 clk cpu0 IT (21309) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21345 clk cpu0 MR2 037005ce:000000f005ce_NS 0002 +21345 clk cpu0 R X10 0000000000000002 +21346 clk cpu0 IT (21310) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21346 clk cpu0 R X9 0000000000000002 +21347 clk cpu0 IT (21311) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21347 clk cpu0 R X8 000000000370076A +21348 clk cpu0 IT (21312) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21348 clk cpu0 R X10 0000000000000000 +21349 clk cpu0 IT (21313) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21349 clk cpu0 MW1 0370076a:000000f0076a_NS 00 +21350 clk cpu0 IT (21314) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21350 clk cpu0 MR2 037005ce:000000f005ce_NS 0002 +21350 clk cpu0 R X8 0000000000000002 +21351 clk cpu0 IT (21315) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21351 clk cpu0 R X8 0000000000000003 +21352 clk cpu0 IT (21316) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21352 clk cpu0 MW2 037005ce:000000f005ce_NS 0003 +21353 clk cpu0 IT (21317) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21354 clk cpu0 IT (21318) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21354 clk cpu0 MR2 037005ce:000000f005ce_NS 0003 +21354 clk cpu0 R X8 0000000000000003 +21355 clk cpu0 IT (21319) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21355 clk cpu0 R cpsr 820003c5 +21356 clk cpu0 IT (21320) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21356 clk cpu0 R X8 0000000000000001 +21357 clk cpu0 IT (21321) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21358 clk cpu0 IT (21322) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21358 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21358 clk cpu0 R X8 0000000003700700 +21359 clk cpu0 IT (21323) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21359 clk cpu0 R X9 0000000000000010 +21360 clk cpu0 IT (21324) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21360 clk cpu0 R X8 0000000003700710 +21361 clk cpu0 IT (21325) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21361 clk cpu0 R X9 0000000000000058 +21362 clk cpu0 IT (21326) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21362 clk cpu0 R X8 0000000003700768 +21363 clk cpu0 IT (21327) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21363 clk cpu0 MR2 037005ce:000000f005ce_NS 0003 +21363 clk cpu0 R X10 0000000000000003 +21364 clk cpu0 IT (21328) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21364 clk cpu0 R X9 0000000000000003 +21365 clk cpu0 IT (21329) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21365 clk cpu0 R X8 000000000370076B +21366 clk cpu0 IT (21330) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21366 clk cpu0 R X10 0000000000000000 +21367 clk cpu0 IT (21331) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21367 clk cpu0 MW1 0370076b:000000f0076b_NS 00 +21368 clk cpu0 IT (21332) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21368 clk cpu0 MR2 037005ce:000000f005ce_NS 0003 +21368 clk cpu0 R X8 0000000000000003 +21369 clk cpu0 IT (21333) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21369 clk cpu0 R X8 0000000000000004 +21370 clk cpu0 IT (21334) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21370 clk cpu0 MW2 037005ce:000000f005ce_NS 0004 +21371 clk cpu0 IT (21335) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21372 clk cpu0 IT (21336) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21372 clk cpu0 MR2 037005ce:000000f005ce_NS 0004 +21372 clk cpu0 R X8 0000000000000004 +21373 clk cpu0 IT (21337) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21373 clk cpu0 R cpsr 820003c5 +21374 clk cpu0 IT (21338) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21374 clk cpu0 R X8 0000000000000001 +21375 clk cpu0 IT (21339) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21376 clk cpu0 IT (21340) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21376 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21376 clk cpu0 R X8 0000000003700700 +21377 clk cpu0 IT (21341) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21377 clk cpu0 R X9 0000000000000010 +21378 clk cpu0 IT (21342) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21378 clk cpu0 R X8 0000000003700710 +21379 clk cpu0 IT (21343) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21379 clk cpu0 R X9 0000000000000058 +21380 clk cpu0 IT (21344) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21380 clk cpu0 R X8 0000000003700768 +21381 clk cpu0 IT (21345) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21381 clk cpu0 MR2 037005ce:000000f005ce_NS 0004 +21381 clk cpu0 R X10 0000000000000004 +21382 clk cpu0 IT (21346) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21382 clk cpu0 R X9 0000000000000004 +21383 clk cpu0 IT (21347) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21383 clk cpu0 R X8 000000000370076C +21384 clk cpu0 IT (21348) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21384 clk cpu0 R X10 0000000000000000 +21385 clk cpu0 IT (21349) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21385 clk cpu0 MW1 0370076c:000000f0076c_NS 00 +21386 clk cpu0 IT (21350) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21386 clk cpu0 MR2 037005ce:000000f005ce_NS 0004 +21386 clk cpu0 R X8 0000000000000004 +21387 clk cpu0 IT (21351) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21387 clk cpu0 R X8 0000000000000005 +21388 clk cpu0 IT (21352) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21388 clk cpu0 MW2 037005ce:000000f005ce_NS 0005 +21389 clk cpu0 IT (21353) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21390 clk cpu0 IT (21354) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21390 clk cpu0 MR2 037005ce:000000f005ce_NS 0005 +21390 clk cpu0 R X8 0000000000000005 +21391 clk cpu0 IT (21355) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21391 clk cpu0 R cpsr 820003c5 +21392 clk cpu0 IT (21356) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21392 clk cpu0 R X8 0000000000000001 +21393 clk cpu0 IT (21357) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21394 clk cpu0 IT (21358) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21394 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21394 clk cpu0 R X8 0000000003700700 +21395 clk cpu0 IT (21359) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21395 clk cpu0 R X9 0000000000000010 +21396 clk cpu0 IT (21360) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21396 clk cpu0 R X8 0000000003700710 +21397 clk cpu0 IT (21361) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21397 clk cpu0 R X9 0000000000000058 +21398 clk cpu0 IT (21362) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21398 clk cpu0 R X8 0000000003700768 +21399 clk cpu0 IT (21363) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21399 clk cpu0 MR2 037005ce:000000f005ce_NS 0005 +21399 clk cpu0 R X10 0000000000000005 +21400 clk cpu0 IT (21364) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21400 clk cpu0 R X9 0000000000000005 +21401 clk cpu0 IT (21365) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21401 clk cpu0 R X8 000000000370076D +21402 clk cpu0 IT (21366) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21402 clk cpu0 R X10 0000000000000000 +21403 clk cpu0 IT (21367) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21403 clk cpu0 MW1 0370076d:000000f0076d_NS 00 +21404 clk cpu0 IT (21368) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21404 clk cpu0 MR2 037005ce:000000f005ce_NS 0005 +21404 clk cpu0 R X8 0000000000000005 +21405 clk cpu0 IT (21369) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21405 clk cpu0 R X8 0000000000000006 +21406 clk cpu0 IT (21370) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21406 clk cpu0 MW2 037005ce:000000f005ce_NS 0006 +21407 clk cpu0 IT (21371) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21408 clk cpu0 IT (21372) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21408 clk cpu0 MR2 037005ce:000000f005ce_NS 0006 +21408 clk cpu0 R X8 0000000000000006 +21409 clk cpu0 IT (21373) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21409 clk cpu0 R cpsr 820003c5 +21410 clk cpu0 IT (21374) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21410 clk cpu0 R X8 0000000000000001 +21411 clk cpu0 IT (21375) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21412 clk cpu0 IT (21376) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21412 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21412 clk cpu0 R X8 0000000003700700 +21413 clk cpu0 IT (21377) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21413 clk cpu0 R X9 0000000000000010 +21414 clk cpu0 IT (21378) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21414 clk cpu0 R X8 0000000003700710 +21415 clk cpu0 IT (21379) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21415 clk cpu0 R X9 0000000000000058 +21416 clk cpu0 IT (21380) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21416 clk cpu0 R X8 0000000003700768 +21417 clk cpu0 IT (21381) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21417 clk cpu0 MR2 037005ce:000000f005ce_NS 0006 +21417 clk cpu0 R X10 0000000000000006 +21418 clk cpu0 IT (21382) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21418 clk cpu0 R X9 0000000000000006 +21419 clk cpu0 IT (21383) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21419 clk cpu0 R X8 000000000370076E +21420 clk cpu0 IT (21384) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21420 clk cpu0 R X10 0000000000000000 +21421 clk cpu0 IT (21385) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21421 clk cpu0 MW1 0370076e:000000f0076e_NS 00 +21422 clk cpu0 IT (21386) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21422 clk cpu0 MR2 037005ce:000000f005ce_NS 0006 +21422 clk cpu0 R X8 0000000000000006 +21423 clk cpu0 IT (21387) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21423 clk cpu0 R X8 0000000000000007 +21424 clk cpu0 IT (21388) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21424 clk cpu0 MW2 037005ce:000000f005ce_NS 0007 +21425 clk cpu0 IT (21389) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21426 clk cpu0 IT (21390) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21426 clk cpu0 MR2 037005ce:000000f005ce_NS 0007 +21426 clk cpu0 R X8 0000000000000007 +21427 clk cpu0 IT (21391) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21427 clk cpu0 R cpsr 820003c5 +21428 clk cpu0 IT (21392) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21428 clk cpu0 R X8 0000000000000001 +21429 clk cpu0 IT (21393) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21430 clk cpu0 IT (21394) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21430 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21430 clk cpu0 R X8 0000000003700700 +21431 clk cpu0 IT (21395) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21431 clk cpu0 R X9 0000000000000010 +21432 clk cpu0 IT (21396) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21432 clk cpu0 R X8 0000000003700710 +21433 clk cpu0 IT (21397) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21433 clk cpu0 R X9 0000000000000058 +21434 clk cpu0 IT (21398) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21434 clk cpu0 R X8 0000000003700768 +21435 clk cpu0 IT (21399) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21435 clk cpu0 MR2 037005ce:000000f005ce_NS 0007 +21435 clk cpu0 R X10 0000000000000007 +21436 clk cpu0 IT (21400) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21436 clk cpu0 R X9 0000000000000007 +21437 clk cpu0 IT (21401) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21437 clk cpu0 R X8 000000000370076F +21438 clk cpu0 IT (21402) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21438 clk cpu0 R X10 0000000000000000 +21439 clk cpu0 IT (21403) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21439 clk cpu0 MW1 0370076f:000000f0076f_NS 00 +21440 clk cpu0 IT (21404) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21440 clk cpu0 MR2 037005ce:000000f005ce_NS 0007 +21440 clk cpu0 R X8 0000000000000007 +21441 clk cpu0 IT (21405) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21441 clk cpu0 R X8 0000000000000008 +21442 clk cpu0 IT (21406) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21442 clk cpu0 MW2 037005ce:000000f005ce_NS 0008 +21443 clk cpu0 IT (21407) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21444 clk cpu0 IT (21408) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21444 clk cpu0 MR2 037005ce:000000f005ce_NS 0008 +21444 clk cpu0 R X8 0000000000000008 +21445 clk cpu0 IT (21409) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21445 clk cpu0 R cpsr 820003c5 +21446 clk cpu0 IT (21410) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21446 clk cpu0 R X8 0000000000000001 +21447 clk cpu0 IT (21411) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21448 clk cpu0 IT (21412) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21448 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21448 clk cpu0 R X8 0000000003700700 +21449 clk cpu0 IT (21413) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21449 clk cpu0 R X9 0000000000000010 +21450 clk cpu0 IT (21414) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21450 clk cpu0 R X8 0000000003700710 +21451 clk cpu0 IT (21415) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21451 clk cpu0 R X9 0000000000000058 +21452 clk cpu0 IT (21416) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21452 clk cpu0 R X8 0000000003700768 +21453 clk cpu0 IT (21417) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21453 clk cpu0 MR2 037005ce:000000f005ce_NS 0008 +21453 clk cpu0 R X10 0000000000000008 +21454 clk cpu0 IT (21418) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21454 clk cpu0 R X9 0000000000000008 +21455 clk cpu0 IT (21419) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21455 clk cpu0 R X8 0000000003700770 +21456 clk cpu0 IT (21420) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21456 clk cpu0 R X10 0000000000000000 +21457 clk cpu0 IT (21421) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21457 clk cpu0 MW1 03700770:000000f00770_NS 00 +21458 clk cpu0 IT (21422) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21458 clk cpu0 MR2 037005ce:000000f005ce_NS 0008 +21458 clk cpu0 R X8 0000000000000008 +21459 clk cpu0 IT (21423) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21459 clk cpu0 R X8 0000000000000009 +21460 clk cpu0 IT (21424) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21460 clk cpu0 MW2 037005ce:000000f005ce_NS 0009 +21461 clk cpu0 IT (21425) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21462 clk cpu0 IT (21426) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21462 clk cpu0 MR2 037005ce:000000f005ce_NS 0009 +21462 clk cpu0 R X8 0000000000000009 +21463 clk cpu0 IT (21427) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21463 clk cpu0 R cpsr 820003c5 +21464 clk cpu0 IT (21428) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21464 clk cpu0 R X8 0000000000000001 +21465 clk cpu0 IT (21429) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21466 clk cpu0 IT (21430) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21466 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21466 clk cpu0 R X8 0000000003700700 +21467 clk cpu0 IT (21431) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21467 clk cpu0 R X9 0000000000000010 +21468 clk cpu0 IT (21432) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21468 clk cpu0 R X8 0000000003700710 +21469 clk cpu0 IT (21433) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21469 clk cpu0 R X9 0000000000000058 +21470 clk cpu0 IT (21434) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21470 clk cpu0 R X8 0000000003700768 +21471 clk cpu0 IT (21435) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21471 clk cpu0 MR2 037005ce:000000f005ce_NS 0009 +21471 clk cpu0 R X10 0000000000000009 +21472 clk cpu0 IT (21436) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21472 clk cpu0 R X9 0000000000000009 +21473 clk cpu0 IT (21437) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21473 clk cpu0 R X8 0000000003700771 +21474 clk cpu0 IT (21438) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21474 clk cpu0 R X10 0000000000000000 +21475 clk cpu0 IT (21439) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21475 clk cpu0 MW1 03700771:000000f00771_NS 00 +21476 clk cpu0 IT (21440) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21476 clk cpu0 MR2 037005ce:000000f005ce_NS 0009 +21476 clk cpu0 R X8 0000000000000009 +21477 clk cpu0 IT (21441) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21477 clk cpu0 R X8 000000000000000A +21478 clk cpu0 IT (21442) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21478 clk cpu0 MW2 037005ce:000000f005ce_NS 000a +21479 clk cpu0 IT (21443) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21480 clk cpu0 IT (21444) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21480 clk cpu0 MR2 037005ce:000000f005ce_NS 000a +21480 clk cpu0 R X8 000000000000000A +21481 clk cpu0 IT (21445) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21481 clk cpu0 R cpsr 820003c5 +21482 clk cpu0 IT (21446) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21482 clk cpu0 R X8 0000000000000001 +21483 clk cpu0 IT (21447) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21484 clk cpu0 IT (21448) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21484 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21484 clk cpu0 R X8 0000000003700700 +21485 clk cpu0 IT (21449) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21485 clk cpu0 R X9 0000000000000010 +21486 clk cpu0 IT (21450) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21486 clk cpu0 R X8 0000000003700710 +21487 clk cpu0 IT (21451) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21487 clk cpu0 R X9 0000000000000058 +21488 clk cpu0 IT (21452) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21488 clk cpu0 R X8 0000000003700768 +21489 clk cpu0 IT (21453) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21489 clk cpu0 MR2 037005ce:000000f005ce_NS 000a +21489 clk cpu0 R X10 000000000000000A +21490 clk cpu0 IT (21454) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21490 clk cpu0 R X9 000000000000000A +21491 clk cpu0 IT (21455) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21491 clk cpu0 R X8 0000000003700772 +21492 clk cpu0 IT (21456) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21492 clk cpu0 R X10 0000000000000000 +21493 clk cpu0 IT (21457) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21493 clk cpu0 MW1 03700772:000000f00772_NS 00 +21494 clk cpu0 IT (21458) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21494 clk cpu0 MR2 037005ce:000000f005ce_NS 000a +21494 clk cpu0 R X8 000000000000000A +21495 clk cpu0 IT (21459) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21495 clk cpu0 R X8 000000000000000B +21496 clk cpu0 IT (21460) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21496 clk cpu0 MW2 037005ce:000000f005ce_NS 000b +21497 clk cpu0 IT (21461) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21498 clk cpu0 IT (21462) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21498 clk cpu0 MR2 037005ce:000000f005ce_NS 000b +21498 clk cpu0 R X8 000000000000000B +21499 clk cpu0 IT (21463) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21499 clk cpu0 R cpsr 820003c5 +21500 clk cpu0 IT (21464) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21500 clk cpu0 R X8 0000000000000001 +21501 clk cpu0 IT (21465) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21502 clk cpu0 IT (21466) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21502 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21502 clk cpu0 R X8 0000000003700700 +21503 clk cpu0 IT (21467) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21503 clk cpu0 R X9 0000000000000010 +21504 clk cpu0 IT (21468) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21504 clk cpu0 R X8 0000000003700710 +21505 clk cpu0 IT (21469) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21505 clk cpu0 R X9 0000000000000058 +21506 clk cpu0 IT (21470) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21506 clk cpu0 R X8 0000000003700768 +21507 clk cpu0 IT (21471) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21507 clk cpu0 MR2 037005ce:000000f005ce_NS 000b +21507 clk cpu0 R X10 000000000000000B +21508 clk cpu0 IT (21472) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21508 clk cpu0 R X9 000000000000000B +21509 clk cpu0 IT (21473) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21509 clk cpu0 R X8 0000000003700773 +21510 clk cpu0 IT (21474) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21510 clk cpu0 R X10 0000000000000000 +21511 clk cpu0 IT (21475) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21511 clk cpu0 MW1 03700773:000000f00773_NS 00 +21512 clk cpu0 IT (21476) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21512 clk cpu0 MR2 037005ce:000000f005ce_NS 000b +21512 clk cpu0 R X8 000000000000000B +21513 clk cpu0 IT (21477) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21513 clk cpu0 R X8 000000000000000C +21514 clk cpu0 IT (21478) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21514 clk cpu0 MW2 037005ce:000000f005ce_NS 000c +21515 clk cpu0 IT (21479) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21516 clk cpu0 IT (21480) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21516 clk cpu0 MR2 037005ce:000000f005ce_NS 000c +21516 clk cpu0 R X8 000000000000000C +21517 clk cpu0 IT (21481) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21517 clk cpu0 R cpsr 820003c5 +21518 clk cpu0 IT (21482) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21518 clk cpu0 R X8 0000000000000001 +21519 clk cpu0 IT (21483) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21520 clk cpu0 IT (21484) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21520 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21520 clk cpu0 R X8 0000000003700700 +21521 clk cpu0 IT (21485) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21521 clk cpu0 R X9 0000000000000010 +21522 clk cpu0 IT (21486) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21522 clk cpu0 R X8 0000000003700710 +21523 clk cpu0 IT (21487) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21523 clk cpu0 R X9 0000000000000058 +21524 clk cpu0 IT (21488) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21524 clk cpu0 R X8 0000000003700768 +21525 clk cpu0 IT (21489) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21525 clk cpu0 MR2 037005ce:000000f005ce_NS 000c +21525 clk cpu0 R X10 000000000000000C +21526 clk cpu0 IT (21490) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21526 clk cpu0 R X9 000000000000000C +21527 clk cpu0 IT (21491) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21527 clk cpu0 R X8 0000000003700774 +21528 clk cpu0 IT (21492) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21528 clk cpu0 R X10 0000000000000000 +21529 clk cpu0 IT (21493) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21529 clk cpu0 MW1 03700774:000000f00774_NS 00 +21530 clk cpu0 IT (21494) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21530 clk cpu0 MR2 037005ce:000000f005ce_NS 000c +21530 clk cpu0 R X8 000000000000000C +21531 clk cpu0 IT (21495) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21531 clk cpu0 R X8 000000000000000D +21532 clk cpu0 IT (21496) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21532 clk cpu0 MW2 037005ce:000000f005ce_NS 000d +21533 clk cpu0 IT (21497) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21534 clk cpu0 IT (21498) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21534 clk cpu0 MR2 037005ce:000000f005ce_NS 000d +21534 clk cpu0 R X8 000000000000000D +21535 clk cpu0 IT (21499) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21535 clk cpu0 R cpsr 820003c5 +21536 clk cpu0 IT (21500) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21536 clk cpu0 R X8 0000000000000001 +21537 clk cpu0 IT (21501) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21538 clk cpu0 IT (21502) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21538 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21538 clk cpu0 R X8 0000000003700700 +21539 clk cpu0 IT (21503) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21539 clk cpu0 R X9 0000000000000010 +21540 clk cpu0 IT (21504) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21540 clk cpu0 R X8 0000000003700710 +21541 clk cpu0 IT (21505) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21541 clk cpu0 R X9 0000000000000058 +21542 clk cpu0 IT (21506) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21542 clk cpu0 R X8 0000000003700768 +21543 clk cpu0 IT (21507) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21543 clk cpu0 MR2 037005ce:000000f005ce_NS 000d +21543 clk cpu0 R X10 000000000000000D +21544 clk cpu0 IT (21508) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21544 clk cpu0 R X9 000000000000000D +21545 clk cpu0 IT (21509) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21545 clk cpu0 R X8 0000000003700775 +21546 clk cpu0 IT (21510) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21546 clk cpu0 R X10 0000000000000000 +21547 clk cpu0 IT (21511) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21547 clk cpu0 MW1 03700775:000000f00775_NS 00 +21548 clk cpu0 IT (21512) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21548 clk cpu0 MR2 037005ce:000000f005ce_NS 000d +21548 clk cpu0 R X8 000000000000000D +21549 clk cpu0 IT (21513) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21549 clk cpu0 R X8 000000000000000E +21550 clk cpu0 IT (21514) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21550 clk cpu0 MW2 037005ce:000000f005ce_NS 000e +21551 clk cpu0 IT (21515) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21552 clk cpu0 IT (21516) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21552 clk cpu0 MR2 037005ce:000000f005ce_NS 000e +21552 clk cpu0 R X8 000000000000000E +21553 clk cpu0 IT (21517) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21553 clk cpu0 R cpsr 820003c5 +21554 clk cpu0 IT (21518) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21554 clk cpu0 R X8 0000000000000001 +21555 clk cpu0 IT (21519) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21556 clk cpu0 IT (21520) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21556 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21556 clk cpu0 R X8 0000000003700700 +21557 clk cpu0 IT (21521) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21557 clk cpu0 R X9 0000000000000010 +21558 clk cpu0 IT (21522) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21558 clk cpu0 R X8 0000000003700710 +21559 clk cpu0 IT (21523) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21559 clk cpu0 R X9 0000000000000058 +21560 clk cpu0 IT (21524) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21560 clk cpu0 R X8 0000000003700768 +21561 clk cpu0 IT (21525) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21561 clk cpu0 MR2 037005ce:000000f005ce_NS 000e +21561 clk cpu0 R X10 000000000000000E +21562 clk cpu0 IT (21526) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21562 clk cpu0 R X9 000000000000000E +21563 clk cpu0 IT (21527) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21563 clk cpu0 R X8 0000000003700776 +21564 clk cpu0 IT (21528) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21564 clk cpu0 R X10 0000000000000000 +21565 clk cpu0 IT (21529) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21565 clk cpu0 MW1 03700776:000000f00776_NS 00 +21566 clk cpu0 IT (21530) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21566 clk cpu0 MR2 037005ce:000000f005ce_NS 000e +21566 clk cpu0 R X8 000000000000000E +21567 clk cpu0 IT (21531) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21567 clk cpu0 R X8 000000000000000F +21568 clk cpu0 IT (21532) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21568 clk cpu0 MW2 037005ce:000000f005ce_NS 000f +21569 clk cpu0 IT (21533) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21570 clk cpu0 IT (21534) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21570 clk cpu0 MR2 037005ce:000000f005ce_NS 000f +21570 clk cpu0 R X8 000000000000000F +21571 clk cpu0 IT (21535) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21571 clk cpu0 R cpsr 820003c5 +21572 clk cpu0 IT (21536) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21572 clk cpu0 R X8 0000000000000001 +21573 clk cpu0 IT (21537) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21574 clk cpu0 IT (21538) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21574 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21574 clk cpu0 R X8 0000000003700700 +21575 clk cpu0 IT (21539) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21575 clk cpu0 R X9 0000000000000010 +21576 clk cpu0 IT (21540) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21576 clk cpu0 R X8 0000000003700710 +21577 clk cpu0 IT (21541) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21577 clk cpu0 R X9 0000000000000058 +21578 clk cpu0 IT (21542) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21578 clk cpu0 R X8 0000000003700768 +21579 clk cpu0 IT (21543) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21579 clk cpu0 MR2 037005ce:000000f005ce_NS 000f +21579 clk cpu0 R X10 000000000000000F +21580 clk cpu0 IT (21544) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21580 clk cpu0 R X9 000000000000000F +21581 clk cpu0 IT (21545) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21581 clk cpu0 R X8 0000000003700777 +21582 clk cpu0 IT (21546) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21582 clk cpu0 R X10 0000000000000000 +21583 clk cpu0 IT (21547) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21583 clk cpu0 MW1 03700777:000000f00777_NS 00 +21584 clk cpu0 IT (21548) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21584 clk cpu0 MR2 037005ce:000000f005ce_NS 000f +21584 clk cpu0 R X8 000000000000000F +21585 clk cpu0 IT (21549) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21585 clk cpu0 R X8 0000000000000010 +21586 clk cpu0 IT (21550) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21586 clk cpu0 MW2 037005ce:000000f005ce_NS 0010 +21587 clk cpu0 IT (21551) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21588 clk cpu0 IT (21552) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21588 clk cpu0 MR2 037005ce:000000f005ce_NS 0010 +21588 clk cpu0 R X8 0000000000000010 +21589 clk cpu0 IT (21553) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21589 clk cpu0 R cpsr 820003c5 +21590 clk cpu0 IT (21554) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21590 clk cpu0 R X8 0000000000000001 +21591 clk cpu0 IT (21555) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21592 clk cpu0 IT (21556) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21592 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21592 clk cpu0 R X8 0000000003700700 +21593 clk cpu0 IT (21557) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21593 clk cpu0 R X9 0000000000000010 +21594 clk cpu0 IT (21558) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21594 clk cpu0 R X8 0000000003700710 +21595 clk cpu0 IT (21559) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21595 clk cpu0 R X9 0000000000000058 +21596 clk cpu0 IT (21560) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21596 clk cpu0 R X8 0000000003700768 +21597 clk cpu0 IT (21561) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21597 clk cpu0 MR2 037005ce:000000f005ce_NS 0010 +21597 clk cpu0 R X10 0000000000000010 +21598 clk cpu0 IT (21562) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21598 clk cpu0 R X9 0000000000000010 +21599 clk cpu0 IT (21563) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21599 clk cpu0 R X8 0000000003700778 +21600 clk cpu0 IT (21564) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21600 clk cpu0 R X10 0000000000000000 +21601 clk cpu0 IT (21565) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21601 clk cpu0 MW1 03700778:000000f00778_NS 00 +21602 clk cpu0 IT (21566) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21602 clk cpu0 MR2 037005ce:000000f005ce_NS 0010 +21602 clk cpu0 R X8 0000000000000010 +21603 clk cpu0 IT (21567) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21603 clk cpu0 R X8 0000000000000011 +21604 clk cpu0 IT (21568) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21604 clk cpu0 MW2 037005ce:000000f005ce_NS 0011 +21605 clk cpu0 IT (21569) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21606 clk cpu0 IT (21570) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21606 clk cpu0 MR2 037005ce:000000f005ce_NS 0011 +21606 clk cpu0 R X8 0000000000000011 +21607 clk cpu0 IT (21571) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21607 clk cpu0 R cpsr 820003c5 +21608 clk cpu0 IT (21572) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21608 clk cpu0 R X8 0000000000000001 +21609 clk cpu0 IT (21573) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21610 clk cpu0 IT (21574) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21610 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21610 clk cpu0 R X8 0000000003700700 +21611 clk cpu0 IT (21575) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21611 clk cpu0 R X9 0000000000000010 +21612 clk cpu0 IT (21576) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21612 clk cpu0 R X8 0000000003700710 +21613 clk cpu0 IT (21577) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21613 clk cpu0 R X9 0000000000000058 +21614 clk cpu0 IT (21578) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21614 clk cpu0 R X8 0000000003700768 +21615 clk cpu0 IT (21579) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21615 clk cpu0 MR2 037005ce:000000f005ce_NS 0011 +21615 clk cpu0 R X10 0000000000000011 +21616 clk cpu0 IT (21580) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21616 clk cpu0 R X9 0000000000000011 +21617 clk cpu0 IT (21581) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21617 clk cpu0 R X8 0000000003700779 +21618 clk cpu0 IT (21582) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21618 clk cpu0 R X10 0000000000000000 +21619 clk cpu0 IT (21583) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21619 clk cpu0 MW1 03700779:000000f00779_NS 00 +21620 clk cpu0 IT (21584) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21620 clk cpu0 MR2 037005ce:000000f005ce_NS 0011 +21620 clk cpu0 R X8 0000000000000011 +21621 clk cpu0 IT (21585) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21621 clk cpu0 R X8 0000000000000012 +21622 clk cpu0 IT (21586) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21622 clk cpu0 MW2 037005ce:000000f005ce_NS 0012 +21623 clk cpu0 IT (21587) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21624 clk cpu0 IT (21588) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21624 clk cpu0 MR2 037005ce:000000f005ce_NS 0012 +21624 clk cpu0 R X8 0000000000000012 +21625 clk cpu0 IT (21589) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21625 clk cpu0 R cpsr 820003c5 +21626 clk cpu0 IT (21590) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21626 clk cpu0 R X8 0000000000000001 +21627 clk cpu0 IT (21591) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21628 clk cpu0 IT (21592) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21628 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21628 clk cpu0 R X8 0000000003700700 +21629 clk cpu0 IT (21593) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21629 clk cpu0 R X9 0000000000000010 +21630 clk cpu0 IT (21594) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21630 clk cpu0 R X8 0000000003700710 +21631 clk cpu0 IT (21595) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21631 clk cpu0 R X9 0000000000000058 +21632 clk cpu0 IT (21596) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21632 clk cpu0 R X8 0000000003700768 +21633 clk cpu0 IT (21597) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21633 clk cpu0 MR2 037005ce:000000f005ce_NS 0012 +21633 clk cpu0 R X10 0000000000000012 +21634 clk cpu0 IT (21598) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21634 clk cpu0 R X9 0000000000000012 +21635 clk cpu0 IT (21599) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21635 clk cpu0 R X8 000000000370077A +21636 clk cpu0 IT (21600) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21636 clk cpu0 R X10 0000000000000000 +21637 clk cpu0 IT (21601) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21637 clk cpu0 MW1 0370077a:000000f0077a_NS 00 +21638 clk cpu0 IT (21602) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21638 clk cpu0 MR2 037005ce:000000f005ce_NS 0012 +21638 clk cpu0 R X8 0000000000000012 +21639 clk cpu0 IT (21603) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21639 clk cpu0 R X8 0000000000000013 +21640 clk cpu0 IT (21604) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21640 clk cpu0 MW2 037005ce:000000f005ce_NS 0013 +21641 clk cpu0 IT (21605) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21642 clk cpu0 IT (21606) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21642 clk cpu0 MR2 037005ce:000000f005ce_NS 0013 +21642 clk cpu0 R X8 0000000000000013 +21643 clk cpu0 IT (21607) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21643 clk cpu0 R cpsr 820003c5 +21644 clk cpu0 IT (21608) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21644 clk cpu0 R X8 0000000000000001 +21645 clk cpu0 IT (21609) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21646 clk cpu0 IT (21610) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21646 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21646 clk cpu0 R X8 0000000003700700 +21647 clk cpu0 IT (21611) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21647 clk cpu0 R X9 0000000000000010 +21648 clk cpu0 IT (21612) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21648 clk cpu0 R X8 0000000003700710 +21649 clk cpu0 IT (21613) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21649 clk cpu0 R X9 0000000000000058 +21650 clk cpu0 IT (21614) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21650 clk cpu0 R X8 0000000003700768 +21651 clk cpu0 IT (21615) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21651 clk cpu0 MR2 037005ce:000000f005ce_NS 0013 +21651 clk cpu0 R X10 0000000000000013 +21652 clk cpu0 IT (21616) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21652 clk cpu0 R X9 0000000000000013 +21653 clk cpu0 IT (21617) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21653 clk cpu0 R X8 000000000370077B +21654 clk cpu0 IT (21618) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21654 clk cpu0 R X10 0000000000000000 +21655 clk cpu0 IT (21619) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21655 clk cpu0 MW1 0370077b:000000f0077b_NS 00 +21656 clk cpu0 IT (21620) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21656 clk cpu0 MR2 037005ce:000000f005ce_NS 0013 +21656 clk cpu0 R X8 0000000000000013 +21657 clk cpu0 IT (21621) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21657 clk cpu0 R X8 0000000000000014 +21658 clk cpu0 IT (21622) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21658 clk cpu0 MW2 037005ce:000000f005ce_NS 0014 +21659 clk cpu0 IT (21623) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21660 clk cpu0 IT (21624) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21660 clk cpu0 MR2 037005ce:000000f005ce_NS 0014 +21660 clk cpu0 R X8 0000000000000014 +21661 clk cpu0 IT (21625) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21661 clk cpu0 R cpsr 820003c5 +21662 clk cpu0 IT (21626) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21662 clk cpu0 R X8 0000000000000001 +21663 clk cpu0 IT (21627) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21664 clk cpu0 IT (21628) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21664 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21664 clk cpu0 R X8 0000000003700700 +21665 clk cpu0 IT (21629) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21665 clk cpu0 R X9 0000000000000010 +21666 clk cpu0 IT (21630) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21666 clk cpu0 R X8 0000000003700710 +21667 clk cpu0 IT (21631) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21667 clk cpu0 R X9 0000000000000058 +21668 clk cpu0 IT (21632) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21668 clk cpu0 R X8 0000000003700768 +21669 clk cpu0 IT (21633) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21669 clk cpu0 MR2 037005ce:000000f005ce_NS 0014 +21669 clk cpu0 R X10 0000000000000014 +21670 clk cpu0 IT (21634) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21670 clk cpu0 R X9 0000000000000014 +21671 clk cpu0 IT (21635) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21671 clk cpu0 R X8 000000000370077C +21672 clk cpu0 IT (21636) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21672 clk cpu0 R X10 0000000000000000 +21673 clk cpu0 IT (21637) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21673 clk cpu0 MW1 0370077c:000000f0077c_NS 00 +21674 clk cpu0 IT (21638) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21674 clk cpu0 MR2 037005ce:000000f005ce_NS 0014 +21674 clk cpu0 R X8 0000000000000014 +21675 clk cpu0 IT (21639) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21675 clk cpu0 R X8 0000000000000015 +21676 clk cpu0 IT (21640) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21676 clk cpu0 MW2 037005ce:000000f005ce_NS 0015 +21677 clk cpu0 IT (21641) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21678 clk cpu0 IT (21642) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21678 clk cpu0 MR2 037005ce:000000f005ce_NS 0015 +21678 clk cpu0 R X8 0000000000000015 +21679 clk cpu0 IT (21643) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21679 clk cpu0 R cpsr 820003c5 +21680 clk cpu0 IT (21644) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21680 clk cpu0 R X8 0000000000000001 +21681 clk cpu0 IT (21645) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21682 clk cpu0 IT (21646) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21682 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21682 clk cpu0 R X8 0000000003700700 +21683 clk cpu0 IT (21647) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21683 clk cpu0 R X9 0000000000000010 +21684 clk cpu0 IT (21648) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21684 clk cpu0 R X8 0000000003700710 +21685 clk cpu0 IT (21649) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21685 clk cpu0 R X9 0000000000000058 +21686 clk cpu0 IT (21650) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21686 clk cpu0 R X8 0000000003700768 +21687 clk cpu0 IT (21651) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21687 clk cpu0 MR2 037005ce:000000f005ce_NS 0015 +21687 clk cpu0 R X10 0000000000000015 +21688 clk cpu0 IT (21652) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21688 clk cpu0 R X9 0000000000000015 +21689 clk cpu0 IT (21653) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21689 clk cpu0 R X8 000000000370077D +21690 clk cpu0 IT (21654) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21690 clk cpu0 R X10 0000000000000000 +21691 clk cpu0 IT (21655) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21691 clk cpu0 MW1 0370077d:000000f0077d_NS 00 +21692 clk cpu0 IT (21656) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21692 clk cpu0 MR2 037005ce:000000f005ce_NS 0015 +21692 clk cpu0 R X8 0000000000000015 +21693 clk cpu0 IT (21657) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21693 clk cpu0 R X8 0000000000000016 +21694 clk cpu0 IT (21658) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21694 clk cpu0 MW2 037005ce:000000f005ce_NS 0016 +21695 clk cpu0 IT (21659) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21696 clk cpu0 IT (21660) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21696 clk cpu0 MR2 037005ce:000000f005ce_NS 0016 +21696 clk cpu0 R X8 0000000000000016 +21697 clk cpu0 IT (21661) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21697 clk cpu0 R cpsr 820003c5 +21698 clk cpu0 IT (21662) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21698 clk cpu0 R X8 0000000000000001 +21699 clk cpu0 IT (21663) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21700 clk cpu0 IT (21664) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21700 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21700 clk cpu0 R X8 0000000003700700 +21701 clk cpu0 IT (21665) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21701 clk cpu0 R X9 0000000000000010 +21702 clk cpu0 IT (21666) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21702 clk cpu0 R X8 0000000003700710 +21703 clk cpu0 IT (21667) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21703 clk cpu0 R X9 0000000000000058 +21704 clk cpu0 IT (21668) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21704 clk cpu0 R X8 0000000003700768 +21705 clk cpu0 IT (21669) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21705 clk cpu0 MR2 037005ce:000000f005ce_NS 0016 +21705 clk cpu0 R X10 0000000000000016 +21706 clk cpu0 IT (21670) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21706 clk cpu0 R X9 0000000000000016 +21707 clk cpu0 IT (21671) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21707 clk cpu0 R X8 000000000370077E +21708 clk cpu0 IT (21672) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21708 clk cpu0 R X10 0000000000000000 +21709 clk cpu0 IT (21673) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21709 clk cpu0 MW1 0370077e:000000f0077e_NS 00 +21710 clk cpu0 IT (21674) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21710 clk cpu0 MR2 037005ce:000000f005ce_NS 0016 +21710 clk cpu0 R X8 0000000000000016 +21711 clk cpu0 IT (21675) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21711 clk cpu0 R X8 0000000000000017 +21712 clk cpu0 IT (21676) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21712 clk cpu0 MW2 037005ce:000000f005ce_NS 0017 +21713 clk cpu0 IT (21677) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21714 clk cpu0 IT (21678) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21714 clk cpu0 MR2 037005ce:000000f005ce_NS 0017 +21714 clk cpu0 R X8 0000000000000017 +21715 clk cpu0 IT (21679) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21715 clk cpu0 R cpsr 820003c5 +21716 clk cpu0 IT (21680) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21716 clk cpu0 R X8 0000000000000001 +21717 clk cpu0 IT (21681) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21718 clk cpu0 IT (21682) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21718 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21718 clk cpu0 R X8 0000000003700700 +21719 clk cpu0 IT (21683) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21719 clk cpu0 R X9 0000000000000010 +21720 clk cpu0 IT (21684) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21720 clk cpu0 R X8 0000000003700710 +21721 clk cpu0 IT (21685) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21721 clk cpu0 R X9 0000000000000058 +21722 clk cpu0 IT (21686) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21722 clk cpu0 R X8 0000000003700768 +21723 clk cpu0 IT (21687) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21723 clk cpu0 MR2 037005ce:000000f005ce_NS 0017 +21723 clk cpu0 R X10 0000000000000017 +21724 clk cpu0 IT (21688) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21724 clk cpu0 R X9 0000000000000017 +21725 clk cpu0 IT (21689) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21725 clk cpu0 R X8 000000000370077F +21726 clk cpu0 IT (21690) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21726 clk cpu0 R X10 0000000000000000 +21727 clk cpu0 IT (21691) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21727 clk cpu0 MW1 0370077f:000000f0077f_NS 00 +21728 clk cpu0 IT (21692) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21728 clk cpu0 MR2 037005ce:000000f005ce_NS 0017 +21728 clk cpu0 R X8 0000000000000017 +21729 clk cpu0 IT (21693) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21729 clk cpu0 R X8 0000000000000018 +21730 clk cpu0 IT (21694) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21730 clk cpu0 MW2 037005ce:000000f005ce_NS 0018 +21731 clk cpu0 IT (21695) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21732 clk cpu0 IT (21696) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21732 clk cpu0 MR2 037005ce:000000f005ce_NS 0018 +21732 clk cpu0 R X8 0000000000000018 +21733 clk cpu0 IT (21697) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21733 clk cpu0 R cpsr 820003c5 +21734 clk cpu0 IT (21698) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21734 clk cpu0 R X8 0000000000000001 +21735 clk cpu0 IT (21699) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21736 clk cpu0 IT (21700) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21736 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21736 clk cpu0 R X8 0000000003700700 +21737 clk cpu0 IT (21701) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21737 clk cpu0 R X9 0000000000000010 +21738 clk cpu0 IT (21702) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21738 clk cpu0 R X8 0000000003700710 +21739 clk cpu0 IT (21703) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21739 clk cpu0 R X9 0000000000000058 +21740 clk cpu0 IT (21704) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21740 clk cpu0 R X8 0000000003700768 +21741 clk cpu0 IT (21705) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21741 clk cpu0 MR2 037005ce:000000f005ce_NS 0018 +21741 clk cpu0 R X10 0000000000000018 +21742 clk cpu0 IT (21706) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21742 clk cpu0 R X9 0000000000000018 +21743 clk cpu0 IT (21707) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21743 clk cpu0 R X8 0000000003700780 +21744 clk cpu0 IT (21708) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21744 clk cpu0 R X10 0000000000000000 +21745 clk cpu0 IT (21709) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21745 clk cpu0 MW1 03700780:000000f00780_NS 00 +21746 clk cpu0 IT (21710) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21746 clk cpu0 MR2 037005ce:000000f005ce_NS 0018 +21746 clk cpu0 R X8 0000000000000018 +21747 clk cpu0 IT (21711) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21747 clk cpu0 R X8 0000000000000019 +21748 clk cpu0 IT (21712) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21748 clk cpu0 MW2 037005ce:000000f005ce_NS 0019 +21749 clk cpu0 IT (21713) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21750 clk cpu0 IT (21714) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21750 clk cpu0 MR2 037005ce:000000f005ce_NS 0019 +21750 clk cpu0 R X8 0000000000000019 +21751 clk cpu0 IT (21715) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21751 clk cpu0 R cpsr 820003c5 +21752 clk cpu0 IT (21716) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21752 clk cpu0 R X8 0000000000000001 +21753 clk cpu0 IT (21717) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21754 clk cpu0 IT (21718) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21754 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21754 clk cpu0 R X8 0000000003700700 +21755 clk cpu0 IT (21719) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21755 clk cpu0 R X9 0000000000000010 +21756 clk cpu0 IT (21720) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21756 clk cpu0 R X8 0000000003700710 +21757 clk cpu0 IT (21721) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21757 clk cpu0 R X9 0000000000000058 +21758 clk cpu0 IT (21722) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21758 clk cpu0 R X8 0000000003700768 +21759 clk cpu0 IT (21723) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21759 clk cpu0 MR2 037005ce:000000f005ce_NS 0019 +21759 clk cpu0 R X10 0000000000000019 +21760 clk cpu0 IT (21724) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21760 clk cpu0 R X9 0000000000000019 +21761 clk cpu0 IT (21725) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21761 clk cpu0 R X8 0000000003700781 +21762 clk cpu0 IT (21726) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21762 clk cpu0 R X10 0000000000000000 +21763 clk cpu0 IT (21727) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21763 clk cpu0 MW1 03700781:000000f00781_NS 00 +21764 clk cpu0 IT (21728) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21764 clk cpu0 MR2 037005ce:000000f005ce_NS 0019 +21764 clk cpu0 R X8 0000000000000019 +21765 clk cpu0 IT (21729) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21765 clk cpu0 R X8 000000000000001A +21766 clk cpu0 IT (21730) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21766 clk cpu0 MW2 037005ce:000000f005ce_NS 001a +21767 clk cpu0 IT (21731) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21768 clk cpu0 IT (21732) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21768 clk cpu0 MR2 037005ce:000000f005ce_NS 001a +21768 clk cpu0 R X8 000000000000001A +21769 clk cpu0 IT (21733) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21769 clk cpu0 R cpsr 820003c5 +21770 clk cpu0 IT (21734) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21770 clk cpu0 R X8 0000000000000001 +21771 clk cpu0 IT (21735) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21772 clk cpu0 IT (21736) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21772 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21772 clk cpu0 R X8 0000000003700700 +21773 clk cpu0 IT (21737) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21773 clk cpu0 R X9 0000000000000010 +21774 clk cpu0 IT (21738) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21774 clk cpu0 R X8 0000000003700710 +21775 clk cpu0 IT (21739) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21775 clk cpu0 R X9 0000000000000058 +21776 clk cpu0 IT (21740) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21776 clk cpu0 R X8 0000000003700768 +21777 clk cpu0 IT (21741) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21777 clk cpu0 MR2 037005ce:000000f005ce_NS 001a +21777 clk cpu0 R X10 000000000000001A +21778 clk cpu0 IT (21742) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21778 clk cpu0 R X9 000000000000001A +21779 clk cpu0 IT (21743) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21779 clk cpu0 R X8 0000000003700782 +21780 clk cpu0 IT (21744) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21780 clk cpu0 R X10 0000000000000000 +21781 clk cpu0 IT (21745) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21781 clk cpu0 MW1 03700782:000000f00782_NS 00 +21782 clk cpu0 IT (21746) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21782 clk cpu0 MR2 037005ce:000000f005ce_NS 001a +21782 clk cpu0 R X8 000000000000001A +21783 clk cpu0 IT (21747) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21783 clk cpu0 R X8 000000000000001B +21784 clk cpu0 IT (21748) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21784 clk cpu0 MW2 037005ce:000000f005ce_NS 001b +21785 clk cpu0 IT (21749) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21786 clk cpu0 IT (21750) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21786 clk cpu0 MR2 037005ce:000000f005ce_NS 001b +21786 clk cpu0 R X8 000000000000001B +21787 clk cpu0 IT (21751) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21787 clk cpu0 R cpsr 820003c5 +21788 clk cpu0 IT (21752) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21788 clk cpu0 R X8 0000000000000001 +21789 clk cpu0 IT (21753) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21790 clk cpu0 IT (21754) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21790 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21790 clk cpu0 R X8 0000000003700700 +21791 clk cpu0 IT (21755) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21791 clk cpu0 R X9 0000000000000010 +21792 clk cpu0 IT (21756) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21792 clk cpu0 R X8 0000000003700710 +21793 clk cpu0 IT (21757) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21793 clk cpu0 R X9 0000000000000058 +21794 clk cpu0 IT (21758) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21794 clk cpu0 R X8 0000000003700768 +21795 clk cpu0 IT (21759) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21795 clk cpu0 MR2 037005ce:000000f005ce_NS 001b +21795 clk cpu0 R X10 000000000000001B +21796 clk cpu0 IT (21760) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21796 clk cpu0 R X9 000000000000001B +21797 clk cpu0 IT (21761) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21797 clk cpu0 R X8 0000000003700783 +21798 clk cpu0 IT (21762) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21798 clk cpu0 R X10 0000000000000000 +21799 clk cpu0 IT (21763) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21799 clk cpu0 MW1 03700783:000000f00783_NS 00 +21800 clk cpu0 IT (21764) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21800 clk cpu0 MR2 037005ce:000000f005ce_NS 001b +21800 clk cpu0 R X8 000000000000001B +21801 clk cpu0 IT (21765) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21801 clk cpu0 R X8 000000000000001C +21802 clk cpu0 IT (21766) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21802 clk cpu0 MW2 037005ce:000000f005ce_NS 001c +21803 clk cpu0 IT (21767) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21804 clk cpu0 IT (21768) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21804 clk cpu0 MR2 037005ce:000000f005ce_NS 001c +21804 clk cpu0 R X8 000000000000001C +21805 clk cpu0 IT (21769) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21805 clk cpu0 R cpsr 820003c5 +21806 clk cpu0 IT (21770) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21806 clk cpu0 R X8 0000000000000001 +21807 clk cpu0 IT (21771) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21808 clk cpu0 IT (21772) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21808 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21808 clk cpu0 R X8 0000000003700700 +21809 clk cpu0 IT (21773) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21809 clk cpu0 R X9 0000000000000010 +21810 clk cpu0 IT (21774) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21810 clk cpu0 R X8 0000000003700710 +21811 clk cpu0 IT (21775) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21811 clk cpu0 R X9 0000000000000058 +21812 clk cpu0 IT (21776) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21812 clk cpu0 R X8 0000000003700768 +21813 clk cpu0 IT (21777) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21813 clk cpu0 MR2 037005ce:000000f005ce_NS 001c +21813 clk cpu0 R X10 000000000000001C +21814 clk cpu0 IT (21778) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21814 clk cpu0 R X9 000000000000001C +21815 clk cpu0 IT (21779) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21815 clk cpu0 R X8 0000000003700784 +21816 clk cpu0 IT (21780) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21816 clk cpu0 R X10 0000000000000000 +21817 clk cpu0 IT (21781) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21817 clk cpu0 MW1 03700784:000000f00784_NS 00 +21818 clk cpu0 IT (21782) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21818 clk cpu0 MR2 037005ce:000000f005ce_NS 001c +21818 clk cpu0 R X8 000000000000001C +21819 clk cpu0 IT (21783) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21819 clk cpu0 R X8 000000000000001D +21820 clk cpu0 IT (21784) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21820 clk cpu0 MW2 037005ce:000000f005ce_NS 001d +21821 clk cpu0 IT (21785) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21822 clk cpu0 IT (21786) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21822 clk cpu0 MR2 037005ce:000000f005ce_NS 001d +21822 clk cpu0 R X8 000000000000001D +21823 clk cpu0 IT (21787) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21823 clk cpu0 R cpsr 820003c5 +21824 clk cpu0 IT (21788) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21824 clk cpu0 R X8 0000000000000001 +21825 clk cpu0 IT (21789) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21826 clk cpu0 IT (21790) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21826 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21826 clk cpu0 R X8 0000000003700700 +21827 clk cpu0 IT (21791) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21827 clk cpu0 R X9 0000000000000010 +21828 clk cpu0 IT (21792) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21828 clk cpu0 R X8 0000000003700710 +21829 clk cpu0 IT (21793) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21829 clk cpu0 R X9 0000000000000058 +21830 clk cpu0 IT (21794) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21830 clk cpu0 R X8 0000000003700768 +21831 clk cpu0 IT (21795) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21831 clk cpu0 MR2 037005ce:000000f005ce_NS 001d +21831 clk cpu0 R X10 000000000000001D +21832 clk cpu0 IT (21796) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21832 clk cpu0 R X9 000000000000001D +21833 clk cpu0 IT (21797) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21833 clk cpu0 R X8 0000000003700785 +21834 clk cpu0 IT (21798) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21834 clk cpu0 R X10 0000000000000000 +21835 clk cpu0 IT (21799) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21835 clk cpu0 MW1 03700785:000000f00785_NS 00 +21836 clk cpu0 IT (21800) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21836 clk cpu0 MR2 037005ce:000000f005ce_NS 001d +21836 clk cpu0 R X8 000000000000001D +21837 clk cpu0 IT (21801) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21837 clk cpu0 R X8 000000000000001E +21838 clk cpu0 IT (21802) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21838 clk cpu0 MW2 037005ce:000000f005ce_NS 001e +21839 clk cpu0 IT (21803) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21840 clk cpu0 IT (21804) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21840 clk cpu0 MR2 037005ce:000000f005ce_NS 001e +21840 clk cpu0 R X8 000000000000001E +21841 clk cpu0 IT (21805) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21841 clk cpu0 R cpsr 820003c5 +21842 clk cpu0 IT (21806) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21842 clk cpu0 R X8 0000000000000001 +21843 clk cpu0 IT (21807) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21844 clk cpu0 IT (21808) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21844 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21844 clk cpu0 R X8 0000000003700700 +21845 clk cpu0 IT (21809) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21845 clk cpu0 R X9 0000000000000010 +21846 clk cpu0 IT (21810) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21846 clk cpu0 R X8 0000000003700710 +21847 clk cpu0 IT (21811) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21847 clk cpu0 R X9 0000000000000058 +21848 clk cpu0 IT (21812) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21848 clk cpu0 R X8 0000000003700768 +21849 clk cpu0 IT (21813) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21849 clk cpu0 MR2 037005ce:000000f005ce_NS 001e +21849 clk cpu0 R X10 000000000000001E +21850 clk cpu0 IT (21814) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21850 clk cpu0 R X9 000000000000001E +21851 clk cpu0 IT (21815) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21851 clk cpu0 R X8 0000000003700786 +21852 clk cpu0 IT (21816) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21852 clk cpu0 R X10 0000000000000000 +21853 clk cpu0 IT (21817) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21853 clk cpu0 MW1 03700786:000000f00786_NS 00 +21854 clk cpu0 IT (21818) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21854 clk cpu0 MR2 037005ce:000000f005ce_NS 001e +21854 clk cpu0 R X8 000000000000001E +21855 clk cpu0 IT (21819) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21855 clk cpu0 R X8 000000000000001F +21856 clk cpu0 IT (21820) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21856 clk cpu0 MW2 037005ce:000000f005ce_NS 001f +21857 clk cpu0 IT (21821) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21858 clk cpu0 IT (21822) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21858 clk cpu0 MR2 037005ce:000000f005ce_NS 001f +21858 clk cpu0 R X8 000000000000001F +21859 clk cpu0 IT (21823) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21859 clk cpu0 R cpsr 820003c5 +21860 clk cpu0 IT (21824) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21860 clk cpu0 R X8 0000000000000001 +21861 clk cpu0 IT (21825) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21862 clk cpu0 IT (21826) 00011b48:000010011b48_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21862 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21862 clk cpu0 R X8 0000000003700700 +21863 clk cpu0 IT (21827) 00011b4c:000010011b4c_NS d2800209 O EL1h_n : MOV x9,#0x10 +21863 clk cpu0 R X9 0000000000000010 +21864 clk cpu0 IT (21828) 00011b50:000010011b50_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21864 clk cpu0 R X8 0000000003700710 +21865 clk cpu0 IT (21829) 00011b54:000010011b54_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21865 clk cpu0 R X9 0000000000000058 +21866 clk cpu0 IT (21830) 00011b58:000010011b58_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21866 clk cpu0 R X8 0000000003700768 +21867 clk cpu0 IT (21831) 00011b5c:000010011b5c_NS 7940ffea O EL1h_n : LDRH w10,[sp,#0x7e] +21867 clk cpu0 MR2 037005ce:000000f005ce_NS 001f +21867 clk cpu0 R X10 000000000000001F +21868 clk cpu0 IT (21832) 00011b60:000010011b60_NS 2a0a03e9 O EL1h_n : MOV w9,w10 +21868 clk cpu0 R X9 000000000000001F +21869 clk cpu0 IT (21833) 00011b64:000010011b64_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21869 clk cpu0 R X8 0000000003700787 +21870 clk cpu0 IT (21834) 00011b68:000010011b68_NS 5280000a O EL1h_n : MOV w10,#0 +21870 clk cpu0 R X10 0000000000000000 +21871 clk cpu0 IT (21835) 00011b6c:000010011b6c_NS 3900010a O EL1h_n : STRB w10,[x8,#0] +21871 clk cpu0 MW1 03700787:000000f00787_NS 00 +21872 clk cpu0 IT (21836) 00011b70:000010011b70_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21872 clk cpu0 MR2 037005ce:000000f005ce_NS 001f +21872 clk cpu0 R X8 000000000000001F +21873 clk cpu0 IT (21837) 00011b74:000010011b74_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21873 clk cpu0 R X8 0000000000000020 +21874 clk cpu0 IT (21838) 00011b78:000010011b78_NS 7900ffe8 O EL1h_n : STRH w8,[sp,#0x7e] +21874 clk cpu0 MW2 037005ce:000000f005ce_NS 0020 +21875 clk cpu0 IT (21839) 00011b7c:000010011b7c_NS 17ffffee O EL1h_n : B 0x11b34 +21876 clk cpu0 IT (21840) 00011b34:000010011b34_NS 7940ffe8 O EL1h_n : LDRH w8,[sp,#0x7e] +21876 clk cpu0 MR2 037005ce:000000f005ce_NS 0020 +21876 clk cpu0 R X8 0000000000000020 +21877 clk cpu0 IT (21841) 00011b38:000010011b38_NS 7100811f O EL1h_n : CMP w8,#0x20 +21877 clk cpu0 R cpsr 620003c5 +21878 clk cpu0 IT (21842) 00011b3c:000010011b3c_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21878 clk cpu0 R X8 0000000000000000 +21879 clk cpu0 IS (21843) 00011b40:000010011b40_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11b48 +21880 clk cpu0 IT (21844) 00011b44:000010011b44_NS 1400000f O EL1h_n : B 0x11b80 +21880 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00dd ALLOC 0x000010011b80_NS +21880 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06e0 ALLOC 0x000010011b80_NS +21881 clk cpu0 IT (21845) 00011b80:000010011b80_NS f9405fe8 O EL1h_n : LDR x8,[sp,#0xb8] +21881 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +21881 clk cpu0 R X8 0000000003700700 +21882 clk cpu0 IT (21846) 00011b84:000010011b84_NS d2800209 O EL1h_n : MOV x9,#0x10 +21882 clk cpu0 R X9 0000000000000010 +21883 clk cpu0 IT (21847) 00011b88:000010011b88_NS 8b090108 O EL1h_n : ADD x8,x8,x9 +21883 clk cpu0 R X8 0000000003700710 +21884 clk cpu0 IT (21848) 00011b8c:000010011b8c_NS d2800b09 O EL1h_n : MOV x9,#0x58 +21884 clk cpu0 R X9 0000000000000058 +21885 clk cpu0 IT (21849) 00011b90:000010011b90_NS 8b090101 O EL1h_n : ADD x1,x8,x9 +21885 clk cpu0 R X1 0000000003700768 +21886 clk cpu0 IT (21850) 00011b94:000010011b94_NS 9102c3e0 O EL1h_n : ADD x0,sp,#0xb0 +21886 clk cpu0 R X0 0000000003700600 +21887 clk cpu0 IT (21851) 00011b98:000010011b98_NS 52800402 O EL1h_n : MOV w2,#0x20 +21887 clk cpu0 R X2 0000000000000020 +21888 clk cpu0 IT (21852) 00011b9c:000010011b9c_NS 97fffe8f O EL1h_n : BL 0x115d8 +21888 clk cpu0 R X30 0000000000011BA0 +21889 clk cpu0 IT (21853) 000115d8:0000100115d8_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +21889 clk cpu0 R SP_EL1 0000000003700530 +21890 clk cpu0 IT (21854) 000115dc:0000100115dc_NS 52800008 O EL1h_n : MOV w8,#0 +21890 clk cpu0 R X8 0000000000000000 +21891 clk cpu0 IT (21855) 000115e0:0000100115e0_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +21891 clk cpu0 MW8 03700548:000000f00548_NS 00000000_03700600 +21892 clk cpu0 IT (21856) 000115e4:0000100115e4_NS f9000be1 O EL1h_n : STR x1,[sp,#0x10] +21892 clk cpu0 MW8 03700540:000000f00540_NS 00000000_03700768 +21893 clk cpu0 IT (21857) 000115e8:0000100115e8_NS 39003fe2 O EL1h_n : STRB w2,[sp,#0xf] +21893 clk cpu0 MW1 0370053f:000000f0053f_NS 20 +21894 clk cpu0 IT (21858) 000115ec:0000100115ec_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21894 clk cpu0 MW1 0370053e:000000f0053e_NS 00 +21895 clk cpu0 IT (21859) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21895 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +21895 clk cpu0 R X8 0000000000000000 +21896 clk cpu0 IT (21860) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21896 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +21896 clk cpu0 R X9 0000000000000020 +21897 clk cpu0 IT (21861) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21897 clk cpu0 R cpsr 820003c5 +21898 clk cpu0 IT (21862) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21898 clk cpu0 R X8 0000000000000001 +21899 clk cpu0 IT (21863) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21900 clk cpu0 IT (21864) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21900 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +21900 clk cpu0 R X8 0000000003700768 +21901 clk cpu0 IT (21865) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21901 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +21901 clk cpu0 R X9 0000000000000000 +21902 clk cpu0 IT (21866) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21902 clk cpu0 R X10 0000000000000000 +21903 clk cpu0 IT (21867) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21903 clk cpu0 R X10 0000000000000000 +21904 clk cpu0 IT (21868) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21904 clk cpu0 R X8 0000000003700768 +21905 clk cpu0 IT (21869) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21905 clk cpu0 MR1 03700768:000000f00768_NS 00 +21905 clk cpu0 R X9 0000000000000000 +21906 clk cpu0 IT (21870) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21906 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21906 clk cpu0 R X8 0000000003700600 +21907 clk cpu0 IT (21871) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21907 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000068 +21907 clk cpu0 R X8 0000000023000068 +21908 clk cpu0 IT (21872) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21908 clk cpu0 MW1 23000068:000016240068_NS 00 +21909 clk cpu0 IT (21873) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21909 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21909 clk cpu0 R X8 0000000003700600 +21910 clk cpu0 IT (21874) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21910 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000068 +21910 clk cpu0 R X10 0000000023000068 +21911 clk cpu0 IT (21875) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21911 clk cpu0 R X11 0000000000000001 +21912 clk cpu0 IT (21876) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21912 clk cpu0 R X10 0000000023000069 +21913 clk cpu0 IT (21877) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21913 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000069 +21914 clk cpu0 IT (21878) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21914 clk cpu0 MR1 0370053e:000000f0053e_NS 00 +21914 clk cpu0 R X8 0000000000000000 +21915 clk cpu0 IT (21879) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21915 clk cpu0 R X8 0000000000000001 +21916 clk cpu0 IT (21880) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21916 clk cpu0 MW1 0370053e:000000f0053e_NS 01 +21917 clk cpu0 IT (21881) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21918 clk cpu0 IT (21882) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21918 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +21918 clk cpu0 R X8 0000000000000001 +21919 clk cpu0 IT (21883) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21919 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +21919 clk cpu0 R X9 0000000000000020 +21920 clk cpu0 IT (21884) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21920 clk cpu0 R cpsr 820003c5 +21921 clk cpu0 IT (21885) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21921 clk cpu0 R X8 0000000000000001 +21922 clk cpu0 IT (21886) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21923 clk cpu0 IT (21887) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21923 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +21923 clk cpu0 R X8 0000000003700768 +21924 clk cpu0 IT (21888) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21924 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +21924 clk cpu0 R X9 0000000000000001 +21925 clk cpu0 IT (21889) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21925 clk cpu0 R X10 0000000000000001 +21926 clk cpu0 IT (21890) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21926 clk cpu0 R X10 0000000000000001 +21927 clk cpu0 IT (21891) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21927 clk cpu0 R X8 0000000003700769 +21928 clk cpu0 IT (21892) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21928 clk cpu0 MR1 03700769:000000f00769_NS 00 +21928 clk cpu0 R X9 0000000000000000 +21929 clk cpu0 IT (21893) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21929 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21929 clk cpu0 R X8 0000000003700600 +21930 clk cpu0 IT (21894) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21930 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000069 +21930 clk cpu0 R X8 0000000023000069 +21931 clk cpu0 IT (21895) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21931 clk cpu0 MW1 23000069:000016240069_NS 00 +21932 clk cpu0 IT (21896) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21932 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21932 clk cpu0 R X8 0000000003700600 +21933 clk cpu0 IT (21897) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21933 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000069 +21933 clk cpu0 R X10 0000000023000069 +21934 clk cpu0 IT (21898) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21934 clk cpu0 R X11 0000000000000001 +21935 clk cpu0 IT (21899) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21935 clk cpu0 R X10 000000002300006A +21936 clk cpu0 IT (21900) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21936 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006a +21937 clk cpu0 IT (21901) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21937 clk cpu0 MR1 0370053e:000000f0053e_NS 01 +21937 clk cpu0 R X8 0000000000000001 +21938 clk cpu0 IT (21902) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21938 clk cpu0 R X8 0000000000000002 +21939 clk cpu0 IT (21903) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21939 clk cpu0 MW1 0370053e:000000f0053e_NS 02 +21940 clk cpu0 IT (21904) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21941 clk cpu0 IT (21905) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21941 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +21941 clk cpu0 R X8 0000000000000002 +21942 clk cpu0 IT (21906) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21942 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +21942 clk cpu0 R X9 0000000000000020 +21943 clk cpu0 IT (21907) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21943 clk cpu0 R cpsr 820003c5 +21944 clk cpu0 IT (21908) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21944 clk cpu0 R X8 0000000000000001 +21945 clk cpu0 IT (21909) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21946 clk cpu0 IT (21910) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21946 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +21946 clk cpu0 R X8 0000000003700768 +21947 clk cpu0 IT (21911) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21947 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +21947 clk cpu0 R X9 0000000000000002 +21948 clk cpu0 IT (21912) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21948 clk cpu0 R X10 0000000000000002 +21949 clk cpu0 IT (21913) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21949 clk cpu0 R X10 0000000000000002 +21950 clk cpu0 IT (21914) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21950 clk cpu0 R X8 000000000370076A +21951 clk cpu0 IT (21915) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21951 clk cpu0 MR1 0370076a:000000f0076a_NS 00 +21951 clk cpu0 R X9 0000000000000000 +21952 clk cpu0 IT (21916) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21952 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21952 clk cpu0 R X8 0000000003700600 +21953 clk cpu0 IT (21917) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21953 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006a +21953 clk cpu0 R X8 000000002300006A +21954 clk cpu0 IT (21918) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21954 clk cpu0 MW1 2300006a:00001624006a_NS 00 +21955 clk cpu0 IT (21919) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21955 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21955 clk cpu0 R X8 0000000003700600 +21956 clk cpu0 IT (21920) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21956 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006a +21956 clk cpu0 R X10 000000002300006A +21957 clk cpu0 IT (21921) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21957 clk cpu0 R X11 0000000000000001 +21958 clk cpu0 IT (21922) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21958 clk cpu0 R X10 000000002300006B +21959 clk cpu0 IT (21923) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21959 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006b +21960 clk cpu0 IT (21924) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21960 clk cpu0 MR1 0370053e:000000f0053e_NS 02 +21960 clk cpu0 R X8 0000000000000002 +21961 clk cpu0 IT (21925) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21961 clk cpu0 R X8 0000000000000003 +21962 clk cpu0 IT (21926) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21962 clk cpu0 MW1 0370053e:000000f0053e_NS 03 +21963 clk cpu0 IT (21927) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21964 clk cpu0 IT (21928) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21964 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +21964 clk cpu0 R X8 0000000000000003 +21965 clk cpu0 IT (21929) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21965 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +21965 clk cpu0 R X9 0000000000000020 +21966 clk cpu0 IT (21930) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21966 clk cpu0 R cpsr 820003c5 +21967 clk cpu0 IT (21931) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21967 clk cpu0 R X8 0000000000000001 +21968 clk cpu0 IT (21932) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21969 clk cpu0 IT (21933) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21969 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +21969 clk cpu0 R X8 0000000003700768 +21970 clk cpu0 IT (21934) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21970 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +21970 clk cpu0 R X9 0000000000000003 +21971 clk cpu0 IT (21935) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21971 clk cpu0 R X10 0000000000000003 +21972 clk cpu0 IT (21936) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21972 clk cpu0 R X10 0000000000000003 +21973 clk cpu0 IT (21937) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21973 clk cpu0 R X8 000000000370076B +21974 clk cpu0 IT (21938) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21974 clk cpu0 MR1 0370076b:000000f0076b_NS 00 +21974 clk cpu0 R X9 0000000000000000 +21975 clk cpu0 IT (21939) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21975 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21975 clk cpu0 R X8 0000000003700600 +21976 clk cpu0 IT (21940) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21976 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006b +21976 clk cpu0 R X8 000000002300006B +21977 clk cpu0 IT (21941) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +21977 clk cpu0 MW1 2300006b:00001624006b_NS 00 +21978 clk cpu0 IT (21942) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21978 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21978 clk cpu0 R X8 0000000003700600 +21979 clk cpu0 IT (21943) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +21979 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006b +21979 clk cpu0 R X10 000000002300006B +21980 clk cpu0 IT (21944) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +21980 clk cpu0 R X11 0000000000000001 +21981 clk cpu0 IT (21945) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +21981 clk cpu0 R X10 000000002300006C +21982 clk cpu0 IT (21946) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +21982 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006c +21983 clk cpu0 IT (21947) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21983 clk cpu0 MR1 0370053e:000000f0053e_NS 03 +21983 clk cpu0 R X8 0000000000000003 +21984 clk cpu0 IT (21948) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +21984 clk cpu0 R X8 0000000000000004 +21985 clk cpu0 IT (21949) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +21985 clk cpu0 MW1 0370053e:000000f0053e_NS 04 +21986 clk cpu0 IT (21950) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +21987 clk cpu0 IT (21951) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +21987 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +21987 clk cpu0 R X8 0000000000000004 +21988 clk cpu0 IT (21952) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +21988 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +21988 clk cpu0 R X9 0000000000000020 +21989 clk cpu0 IT (21953) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +21989 clk cpu0 R cpsr 820003c5 +21990 clk cpu0 IT (21954) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +21990 clk cpu0 R X8 0000000000000001 +21991 clk cpu0 IT (21955) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +21992 clk cpu0 IT (21956) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +21992 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +21992 clk cpu0 R X8 0000000003700768 +21993 clk cpu0 IT (21957) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +21993 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +21993 clk cpu0 R X9 0000000000000004 +21994 clk cpu0 IT (21958) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +21994 clk cpu0 R X10 0000000000000004 +21995 clk cpu0 IT (21959) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +21995 clk cpu0 R X10 0000000000000004 +21996 clk cpu0 IT (21960) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +21996 clk cpu0 R X8 000000000370076C +21997 clk cpu0 IT (21961) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +21997 clk cpu0 MR1 0370076c:000000f0076c_NS 00 +21997 clk cpu0 R X9 0000000000000000 +21998 clk cpu0 IT (21962) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +21998 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +21998 clk cpu0 R X8 0000000003700600 +21999 clk cpu0 IT (21963) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +21999 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006c +21999 clk cpu0 R X8 000000002300006C +22000 clk cpu0 IT (21964) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22000 clk cpu0 MW1 2300006c:00001624006c_NS 00 +22001 clk cpu0 IT (21965) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22001 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22001 clk cpu0 R X8 0000000003700600 +22002 clk cpu0 IT (21966) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22002 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006c +22002 clk cpu0 R X10 000000002300006C +22003 clk cpu0 IT (21967) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22003 clk cpu0 R X11 0000000000000001 +22004 clk cpu0 IT (21968) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22004 clk cpu0 R X10 000000002300006D +22005 clk cpu0 IT (21969) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22005 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006d +22006 clk cpu0 IT (21970) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22006 clk cpu0 MR1 0370053e:000000f0053e_NS 04 +22006 clk cpu0 R X8 0000000000000004 +22007 clk cpu0 IT (21971) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22007 clk cpu0 R X8 0000000000000005 +22008 clk cpu0 IT (21972) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22008 clk cpu0 MW1 0370053e:000000f0053e_NS 05 +22009 clk cpu0 IT (21973) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22010 clk cpu0 IT (21974) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22010 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +22010 clk cpu0 R X8 0000000000000005 +22011 clk cpu0 IT (21975) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22011 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22011 clk cpu0 R X9 0000000000000020 +22012 clk cpu0 IT (21976) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22012 clk cpu0 R cpsr 820003c5 +22013 clk cpu0 IT (21977) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22013 clk cpu0 R X8 0000000000000001 +22014 clk cpu0 IT (21978) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22015 clk cpu0 IT (21979) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22015 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22015 clk cpu0 R X8 0000000003700768 +22016 clk cpu0 IT (21980) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22016 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +22016 clk cpu0 R X9 0000000000000005 +22017 clk cpu0 IT (21981) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22017 clk cpu0 R X10 0000000000000005 +22018 clk cpu0 IT (21982) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22018 clk cpu0 R X10 0000000000000005 +22019 clk cpu0 IT (21983) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22019 clk cpu0 R X8 000000000370076D +22020 clk cpu0 IT (21984) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22020 clk cpu0 MR1 0370076d:000000f0076d_NS 00 +22020 clk cpu0 R X9 0000000000000000 +22021 clk cpu0 IT (21985) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22021 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22021 clk cpu0 R X8 0000000003700600 +22022 clk cpu0 IT (21986) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22022 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006d +22022 clk cpu0 R X8 000000002300006D +22023 clk cpu0 IT (21987) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22023 clk cpu0 MW1 2300006d:00001624006d_NS 00 +22024 clk cpu0 IT (21988) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22024 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22024 clk cpu0 R X8 0000000003700600 +22025 clk cpu0 IT (21989) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22025 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006d +22025 clk cpu0 R X10 000000002300006D +22026 clk cpu0 IT (21990) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22026 clk cpu0 R X11 0000000000000001 +22027 clk cpu0 IT (21991) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22027 clk cpu0 R X10 000000002300006E +22028 clk cpu0 IT (21992) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22028 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006e +22029 clk cpu0 IT (21993) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22029 clk cpu0 MR1 0370053e:000000f0053e_NS 05 +22029 clk cpu0 R X8 0000000000000005 +22030 clk cpu0 IT (21994) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22030 clk cpu0 R X8 0000000000000006 +22031 clk cpu0 IT (21995) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22031 clk cpu0 MW1 0370053e:000000f0053e_NS 06 +22032 clk cpu0 IT (21996) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22033 clk cpu0 IT (21997) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22033 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +22033 clk cpu0 R X8 0000000000000006 +22034 clk cpu0 IT (21998) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22034 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22034 clk cpu0 R X9 0000000000000020 +22035 clk cpu0 IT (21999) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22035 clk cpu0 R cpsr 820003c5 +22036 clk cpu0 IT (22000) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22036 clk cpu0 R X8 0000000000000001 +22037 clk cpu0 IT (22001) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22038 clk cpu0 IT (22002) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22038 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22038 clk cpu0 R X8 0000000003700768 +22039 clk cpu0 IT (22003) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22039 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +22039 clk cpu0 R X9 0000000000000006 +22040 clk cpu0 IT (22004) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22040 clk cpu0 R X10 0000000000000006 +22041 clk cpu0 IT (22005) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22041 clk cpu0 R X10 0000000000000006 +22042 clk cpu0 IT (22006) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22042 clk cpu0 R X8 000000000370076E +22043 clk cpu0 IT (22007) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22043 clk cpu0 MR1 0370076e:000000f0076e_NS 00 +22043 clk cpu0 R X9 0000000000000000 +22044 clk cpu0 IT (22008) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22044 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22044 clk cpu0 R X8 0000000003700600 +22045 clk cpu0 IT (22009) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22045 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006e +22045 clk cpu0 R X8 000000002300006E +22046 clk cpu0 IT (22010) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22046 clk cpu0 MW1 2300006e:00001624006e_NS 00 +22047 clk cpu0 IT (22011) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22047 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22047 clk cpu0 R X8 0000000003700600 +22048 clk cpu0 IT (22012) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22048 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006e +22048 clk cpu0 R X10 000000002300006E +22049 clk cpu0 IT (22013) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22049 clk cpu0 R X11 0000000000000001 +22050 clk cpu0 IT (22014) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22050 clk cpu0 R X10 000000002300006F +22051 clk cpu0 IT (22015) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22051 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300006f +22052 clk cpu0 IT (22016) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22052 clk cpu0 MR1 0370053e:000000f0053e_NS 06 +22052 clk cpu0 R X8 0000000000000006 +22053 clk cpu0 IT (22017) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22053 clk cpu0 R X8 0000000000000007 +22054 clk cpu0 IT (22018) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22054 clk cpu0 MW1 0370053e:000000f0053e_NS 07 +22055 clk cpu0 IT (22019) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22056 clk cpu0 IT (22020) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22056 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +22056 clk cpu0 R X8 0000000000000007 +22057 clk cpu0 IT (22021) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22057 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22057 clk cpu0 R X9 0000000000000020 +22058 clk cpu0 IT (22022) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22058 clk cpu0 R cpsr 820003c5 +22059 clk cpu0 IT (22023) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22059 clk cpu0 R X8 0000000000000001 +22060 clk cpu0 IT (22024) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22061 clk cpu0 IT (22025) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22061 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22061 clk cpu0 R X8 0000000003700768 +22062 clk cpu0 IT (22026) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22062 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +22062 clk cpu0 R X9 0000000000000007 +22063 clk cpu0 IT (22027) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22063 clk cpu0 R X10 0000000000000007 +22064 clk cpu0 IT (22028) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22064 clk cpu0 R X10 0000000000000007 +22065 clk cpu0 IT (22029) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22065 clk cpu0 R X8 000000000370076F +22066 clk cpu0 IT (22030) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22066 clk cpu0 MR1 0370076f:000000f0076f_NS 00 +22066 clk cpu0 R X9 0000000000000000 +22067 clk cpu0 IT (22031) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22067 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22067 clk cpu0 R X8 0000000003700600 +22068 clk cpu0 IT (22032) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22068 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006f +22068 clk cpu0 R X8 000000002300006F +22069 clk cpu0 IT (22033) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22069 clk cpu0 MW1 2300006f:00001624006f_NS 00 +22070 clk cpu0 IT (22034) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22070 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22070 clk cpu0 R X8 0000000003700600 +22071 clk cpu0 IT (22035) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22071 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300006f +22071 clk cpu0 R X10 000000002300006F +22072 clk cpu0 IT (22036) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22072 clk cpu0 R X11 0000000000000001 +22073 clk cpu0 IT (22037) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22073 clk cpu0 R X10 0000000023000070 +22074 clk cpu0 IT (22038) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22074 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000070 +22075 clk cpu0 IT (22039) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22075 clk cpu0 MR1 0370053e:000000f0053e_NS 07 +22075 clk cpu0 R X8 0000000000000007 +22076 clk cpu0 IT (22040) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22076 clk cpu0 R X8 0000000000000008 +22077 clk cpu0 IT (22041) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22077 clk cpu0 MW1 0370053e:000000f0053e_NS 08 +22078 clk cpu0 IT (22042) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22079 clk cpu0 IT (22043) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22079 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +22079 clk cpu0 R X8 0000000000000008 +22080 clk cpu0 IT (22044) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22080 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22080 clk cpu0 R X9 0000000000000020 +22081 clk cpu0 IT (22045) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22081 clk cpu0 R cpsr 820003c5 +22082 clk cpu0 IT (22046) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22082 clk cpu0 R X8 0000000000000001 +22083 clk cpu0 IT (22047) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22084 clk cpu0 IT (22048) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22084 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22084 clk cpu0 R X8 0000000003700768 +22085 clk cpu0 IT (22049) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22085 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +22085 clk cpu0 R X9 0000000000000008 +22086 clk cpu0 IT (22050) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22086 clk cpu0 R X10 0000000000000008 +22087 clk cpu0 IT (22051) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22087 clk cpu0 R X10 0000000000000008 +22088 clk cpu0 IT (22052) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22088 clk cpu0 R X8 0000000003700770 +22089 clk cpu0 IT (22053) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22089 clk cpu0 MR1 03700770:000000f00770_NS 00 +22089 clk cpu0 R X9 0000000000000000 +22090 clk cpu0 IT (22054) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22090 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22090 clk cpu0 R X8 0000000003700600 +22091 clk cpu0 IT (22055) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22091 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000070 +22091 clk cpu0 R X8 0000000023000070 +22092 clk cpu0 IT (22056) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22092 clk cpu0 MW1 23000070:000016240070_NS 00 +22093 clk cpu0 IT (22057) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22093 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22093 clk cpu0 R X8 0000000003700600 +22094 clk cpu0 IT (22058) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22094 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000070 +22094 clk cpu0 R X10 0000000023000070 +22095 clk cpu0 IT (22059) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22095 clk cpu0 R X11 0000000000000001 +22096 clk cpu0 IT (22060) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22096 clk cpu0 R X10 0000000023000071 +22097 clk cpu0 IT (22061) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22097 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000071 +22098 clk cpu0 IT (22062) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22098 clk cpu0 MR1 0370053e:000000f0053e_NS 08 +22098 clk cpu0 R X8 0000000000000008 +22099 clk cpu0 IT (22063) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22099 clk cpu0 R X8 0000000000000009 +22100 clk cpu0 IT (22064) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22100 clk cpu0 MW1 0370053e:000000f0053e_NS 09 +22101 clk cpu0 IT (22065) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22102 clk cpu0 IT (22066) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22102 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +22102 clk cpu0 R X8 0000000000000009 +22103 clk cpu0 IT (22067) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22103 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22103 clk cpu0 R X9 0000000000000020 +22104 clk cpu0 IT (22068) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22104 clk cpu0 R cpsr 820003c5 +22105 clk cpu0 IT (22069) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22105 clk cpu0 R X8 0000000000000001 +22106 clk cpu0 IT (22070) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22107 clk cpu0 IT (22071) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22107 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22107 clk cpu0 R X8 0000000003700768 +22108 clk cpu0 IT (22072) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22108 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +22108 clk cpu0 R X9 0000000000000009 +22109 clk cpu0 IT (22073) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22109 clk cpu0 R X10 0000000000000009 +22110 clk cpu0 IT (22074) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22110 clk cpu0 R X10 0000000000000009 +22111 clk cpu0 IT (22075) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22111 clk cpu0 R X8 0000000003700771 +22112 clk cpu0 IT (22076) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22112 clk cpu0 MR1 03700771:000000f00771_NS 00 +22112 clk cpu0 R X9 0000000000000000 +22113 clk cpu0 IT (22077) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22113 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22113 clk cpu0 R X8 0000000003700600 +22114 clk cpu0 IT (22078) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22114 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000071 +22114 clk cpu0 R X8 0000000023000071 +22115 clk cpu0 IT (22079) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22115 clk cpu0 MW1 23000071:000016240071_NS 00 +22116 clk cpu0 IT (22080) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22116 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22116 clk cpu0 R X8 0000000003700600 +22117 clk cpu0 IT (22081) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22117 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000071 +22117 clk cpu0 R X10 0000000023000071 +22118 clk cpu0 IT (22082) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22118 clk cpu0 R X11 0000000000000001 +22119 clk cpu0 IT (22083) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22119 clk cpu0 R X10 0000000023000072 +22120 clk cpu0 IT (22084) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22120 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000072 +22121 clk cpu0 IT (22085) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22121 clk cpu0 MR1 0370053e:000000f0053e_NS 09 +22121 clk cpu0 R X8 0000000000000009 +22122 clk cpu0 IT (22086) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22122 clk cpu0 R X8 000000000000000A +22123 clk cpu0 IT (22087) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22123 clk cpu0 MW1 0370053e:000000f0053e_NS 0a +22124 clk cpu0 IT (22088) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22125 clk cpu0 IT (22089) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22125 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +22125 clk cpu0 R X8 000000000000000A +22126 clk cpu0 IT (22090) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22126 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22126 clk cpu0 R X9 0000000000000020 +22127 clk cpu0 IT (22091) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22127 clk cpu0 R cpsr 820003c5 +22128 clk cpu0 IT (22092) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22128 clk cpu0 R X8 0000000000000001 +22129 clk cpu0 IT (22093) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22130 clk cpu0 IT (22094) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22130 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22130 clk cpu0 R X8 0000000003700768 +22131 clk cpu0 IT (22095) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22131 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +22131 clk cpu0 R X9 000000000000000A +22132 clk cpu0 IT (22096) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22132 clk cpu0 R X10 000000000000000A +22133 clk cpu0 IT (22097) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22133 clk cpu0 R X10 000000000000000A +22134 clk cpu0 IT (22098) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22134 clk cpu0 R X8 0000000003700772 +22135 clk cpu0 IT (22099) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22135 clk cpu0 MR1 03700772:000000f00772_NS 00 +22135 clk cpu0 R X9 0000000000000000 +22136 clk cpu0 IT (22100) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22136 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22136 clk cpu0 R X8 0000000003700600 +22137 clk cpu0 IT (22101) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22137 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000072 +22137 clk cpu0 R X8 0000000023000072 +22138 clk cpu0 IT (22102) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22138 clk cpu0 MW1 23000072:000016240072_NS 00 +22139 clk cpu0 IT (22103) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22139 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22139 clk cpu0 R X8 0000000003700600 +22140 clk cpu0 IT (22104) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22140 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000072 +22140 clk cpu0 R X10 0000000023000072 +22141 clk cpu0 IT (22105) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22141 clk cpu0 R X11 0000000000000001 +22142 clk cpu0 IT (22106) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22142 clk cpu0 R X10 0000000023000073 +22143 clk cpu0 IT (22107) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22143 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000073 +22144 clk cpu0 IT (22108) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22144 clk cpu0 MR1 0370053e:000000f0053e_NS 0a +22144 clk cpu0 R X8 000000000000000A +22145 clk cpu0 IT (22109) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22145 clk cpu0 R X8 000000000000000B +22146 clk cpu0 IT (22110) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22146 clk cpu0 MW1 0370053e:000000f0053e_NS 0b +22147 clk cpu0 IT (22111) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22148 clk cpu0 IT (22112) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22148 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +22148 clk cpu0 R X8 000000000000000B +22149 clk cpu0 IT (22113) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22149 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22149 clk cpu0 R X9 0000000000000020 +22150 clk cpu0 IT (22114) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22150 clk cpu0 R cpsr 820003c5 +22151 clk cpu0 IT (22115) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22151 clk cpu0 R X8 0000000000000001 +22152 clk cpu0 IT (22116) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22153 clk cpu0 IT (22117) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22153 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22153 clk cpu0 R X8 0000000003700768 +22154 clk cpu0 IT (22118) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22154 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +22154 clk cpu0 R X9 000000000000000B +22155 clk cpu0 IT (22119) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22155 clk cpu0 R X10 000000000000000B +22156 clk cpu0 IT (22120) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22156 clk cpu0 R X10 000000000000000B +22157 clk cpu0 IT (22121) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22157 clk cpu0 R X8 0000000003700773 +22158 clk cpu0 IT (22122) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22158 clk cpu0 MR1 03700773:000000f00773_NS 00 +22158 clk cpu0 R X9 0000000000000000 +22159 clk cpu0 IT (22123) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22159 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22159 clk cpu0 R X8 0000000003700600 +22160 clk cpu0 IT (22124) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22160 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000073 +22160 clk cpu0 R X8 0000000023000073 +22161 clk cpu0 IT (22125) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22161 clk cpu0 MW1 23000073:000016240073_NS 00 +22162 clk cpu0 IT (22126) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22162 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22162 clk cpu0 R X8 0000000003700600 +22163 clk cpu0 IT (22127) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22163 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000073 +22163 clk cpu0 R X10 0000000023000073 +22164 clk cpu0 IT (22128) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22164 clk cpu0 R X11 0000000000000001 +22165 clk cpu0 IT (22129) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22165 clk cpu0 R X10 0000000023000074 +22166 clk cpu0 IT (22130) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22166 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000074 +22167 clk cpu0 IT (22131) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22167 clk cpu0 MR1 0370053e:000000f0053e_NS 0b +22167 clk cpu0 R X8 000000000000000B +22168 clk cpu0 IT (22132) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22168 clk cpu0 R X8 000000000000000C +22169 clk cpu0 IT (22133) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22169 clk cpu0 MW1 0370053e:000000f0053e_NS 0c +22170 clk cpu0 IT (22134) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22171 clk cpu0 IT (22135) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22171 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +22171 clk cpu0 R X8 000000000000000C +22172 clk cpu0 IT (22136) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22172 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22172 clk cpu0 R X9 0000000000000020 +22173 clk cpu0 IT (22137) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22173 clk cpu0 R cpsr 820003c5 +22174 clk cpu0 IT (22138) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22174 clk cpu0 R X8 0000000000000001 +22175 clk cpu0 IT (22139) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22176 clk cpu0 IT (22140) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22176 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22176 clk cpu0 R X8 0000000003700768 +22177 clk cpu0 IT (22141) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22177 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +22177 clk cpu0 R X9 000000000000000C +22178 clk cpu0 IT (22142) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22178 clk cpu0 R X10 000000000000000C +22179 clk cpu0 IT (22143) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22179 clk cpu0 R X10 000000000000000C +22180 clk cpu0 IT (22144) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22180 clk cpu0 R X8 0000000003700774 +22181 clk cpu0 IT (22145) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22181 clk cpu0 MR1 03700774:000000f00774_NS 00 +22181 clk cpu0 R X9 0000000000000000 +22182 clk cpu0 IT (22146) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22182 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22182 clk cpu0 R X8 0000000003700600 +22183 clk cpu0 IT (22147) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22183 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000074 +22183 clk cpu0 R X8 0000000023000074 +22184 clk cpu0 IT (22148) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22184 clk cpu0 MW1 23000074:000016240074_NS 00 +22185 clk cpu0 IT (22149) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22185 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22185 clk cpu0 R X8 0000000003700600 +22186 clk cpu0 IT (22150) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22186 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000074 +22186 clk cpu0 R X10 0000000023000074 +22187 clk cpu0 IT (22151) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22187 clk cpu0 R X11 0000000000000001 +22188 clk cpu0 IT (22152) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22188 clk cpu0 R X10 0000000023000075 +22189 clk cpu0 IT (22153) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22189 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000075 +22190 clk cpu0 IT (22154) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22190 clk cpu0 MR1 0370053e:000000f0053e_NS 0c +22190 clk cpu0 R X8 000000000000000C +22191 clk cpu0 IT (22155) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22191 clk cpu0 R X8 000000000000000D +22192 clk cpu0 IT (22156) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22192 clk cpu0 MW1 0370053e:000000f0053e_NS 0d +22193 clk cpu0 IT (22157) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22194 clk cpu0 IT (22158) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22194 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +22194 clk cpu0 R X8 000000000000000D +22195 clk cpu0 IT (22159) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22195 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22195 clk cpu0 R X9 0000000000000020 +22196 clk cpu0 IT (22160) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22196 clk cpu0 R cpsr 820003c5 +22197 clk cpu0 IT (22161) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22197 clk cpu0 R X8 0000000000000001 +22198 clk cpu0 IT (22162) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22199 clk cpu0 IT (22163) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22199 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22199 clk cpu0 R X8 0000000003700768 +22200 clk cpu0 IT (22164) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22200 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +22200 clk cpu0 R X9 000000000000000D +22201 clk cpu0 IT (22165) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22201 clk cpu0 R X10 000000000000000D +22202 clk cpu0 IT (22166) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22202 clk cpu0 R X10 000000000000000D +22203 clk cpu0 IT (22167) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22203 clk cpu0 R X8 0000000003700775 +22204 clk cpu0 IT (22168) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22204 clk cpu0 MR1 03700775:000000f00775_NS 00 +22204 clk cpu0 R X9 0000000000000000 +22205 clk cpu0 IT (22169) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22205 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22205 clk cpu0 R X8 0000000003700600 +22206 clk cpu0 IT (22170) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22206 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000075 +22206 clk cpu0 R X8 0000000023000075 +22207 clk cpu0 IT (22171) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22207 clk cpu0 MW1 23000075:000016240075_NS 00 +22208 clk cpu0 IT (22172) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22208 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22208 clk cpu0 R X8 0000000003700600 +22209 clk cpu0 IT (22173) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22209 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000075 +22209 clk cpu0 R X10 0000000023000075 +22210 clk cpu0 IT (22174) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22210 clk cpu0 R X11 0000000000000001 +22211 clk cpu0 IT (22175) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22211 clk cpu0 R X10 0000000023000076 +22212 clk cpu0 IT (22176) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22212 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000076 +22213 clk cpu0 IT (22177) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22213 clk cpu0 MR1 0370053e:000000f0053e_NS 0d +22213 clk cpu0 R X8 000000000000000D +22214 clk cpu0 IT (22178) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22214 clk cpu0 R X8 000000000000000E +22215 clk cpu0 IT (22179) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22215 clk cpu0 MW1 0370053e:000000f0053e_NS 0e +22216 clk cpu0 IT (22180) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22217 clk cpu0 IT (22181) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22217 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +22217 clk cpu0 R X8 000000000000000E +22218 clk cpu0 IT (22182) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22218 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22218 clk cpu0 R X9 0000000000000020 +22219 clk cpu0 IT (22183) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22219 clk cpu0 R cpsr 820003c5 +22220 clk cpu0 IT (22184) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22220 clk cpu0 R X8 0000000000000001 +22221 clk cpu0 IT (22185) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22222 clk cpu0 IT (22186) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22222 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22222 clk cpu0 R X8 0000000003700768 +22223 clk cpu0 IT (22187) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22223 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +22223 clk cpu0 R X9 000000000000000E +22224 clk cpu0 IT (22188) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22224 clk cpu0 R X10 000000000000000E +22225 clk cpu0 IT (22189) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22225 clk cpu0 R X10 000000000000000E +22226 clk cpu0 IT (22190) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22226 clk cpu0 R X8 0000000003700776 +22227 clk cpu0 IT (22191) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22227 clk cpu0 MR1 03700776:000000f00776_NS 00 +22227 clk cpu0 R X9 0000000000000000 +22228 clk cpu0 IT (22192) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22228 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22228 clk cpu0 R X8 0000000003700600 +22229 clk cpu0 IT (22193) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22229 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000076 +22229 clk cpu0 R X8 0000000023000076 +22230 clk cpu0 IT (22194) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22230 clk cpu0 MW1 23000076:000016240076_NS 00 +22231 clk cpu0 IT (22195) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22231 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22231 clk cpu0 R X8 0000000003700600 +22232 clk cpu0 IT (22196) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22232 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000076 +22232 clk cpu0 R X10 0000000023000076 +22233 clk cpu0 IT (22197) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22233 clk cpu0 R X11 0000000000000001 +22234 clk cpu0 IT (22198) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22234 clk cpu0 R X10 0000000023000077 +22235 clk cpu0 IT (22199) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22235 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000077 +22236 clk cpu0 IT (22200) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22236 clk cpu0 MR1 0370053e:000000f0053e_NS 0e +22236 clk cpu0 R X8 000000000000000E +22237 clk cpu0 IT (22201) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22237 clk cpu0 R X8 000000000000000F +22238 clk cpu0 IT (22202) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22238 clk cpu0 MW1 0370053e:000000f0053e_NS 0f +22239 clk cpu0 IT (22203) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22240 clk cpu0 IT (22204) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22240 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +22240 clk cpu0 R X8 000000000000000F +22241 clk cpu0 IT (22205) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22241 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22241 clk cpu0 R X9 0000000000000020 +22242 clk cpu0 IT (22206) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22242 clk cpu0 R cpsr 820003c5 +22243 clk cpu0 IT (22207) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22243 clk cpu0 R X8 0000000000000001 +22244 clk cpu0 IT (22208) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22245 clk cpu0 IT (22209) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22245 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22245 clk cpu0 R X8 0000000003700768 +22246 clk cpu0 IT (22210) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22246 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +22246 clk cpu0 R X9 000000000000000F +22247 clk cpu0 IT (22211) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22247 clk cpu0 R X10 000000000000000F +22248 clk cpu0 IT (22212) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22248 clk cpu0 R X10 000000000000000F +22249 clk cpu0 IT (22213) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22249 clk cpu0 R X8 0000000003700777 +22250 clk cpu0 IT (22214) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22250 clk cpu0 MR1 03700777:000000f00777_NS 00 +22250 clk cpu0 R X9 0000000000000000 +22251 clk cpu0 IT (22215) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22251 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22251 clk cpu0 R X8 0000000003700600 +22252 clk cpu0 IT (22216) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22252 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000077 +22252 clk cpu0 R X8 0000000023000077 +22253 clk cpu0 IT (22217) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22253 clk cpu0 MW1 23000077:000016240077_NS 00 +22254 clk cpu0 IT (22218) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22254 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22254 clk cpu0 R X8 0000000003700600 +22255 clk cpu0 IT (22219) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22255 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000077 +22255 clk cpu0 R X10 0000000023000077 +22256 clk cpu0 IT (22220) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22256 clk cpu0 R X11 0000000000000001 +22257 clk cpu0 IT (22221) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22257 clk cpu0 R X10 0000000023000078 +22258 clk cpu0 IT (22222) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22258 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000078 +22259 clk cpu0 IT (22223) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22259 clk cpu0 MR1 0370053e:000000f0053e_NS 0f +22259 clk cpu0 R X8 000000000000000F +22260 clk cpu0 IT (22224) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22260 clk cpu0 R X8 0000000000000010 +22261 clk cpu0 IT (22225) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22261 clk cpu0 MW1 0370053e:000000f0053e_NS 10 +22262 clk cpu0 IT (22226) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22263 clk cpu0 IT (22227) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22263 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +22263 clk cpu0 R X8 0000000000000010 +22264 clk cpu0 IT (22228) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22264 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22264 clk cpu0 R X9 0000000000000020 +22265 clk cpu0 IT (22229) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22265 clk cpu0 R cpsr 820003c5 +22266 clk cpu0 IT (22230) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22266 clk cpu0 R X8 0000000000000001 +22267 clk cpu0 IT (22231) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22268 clk cpu0 IT (22232) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22268 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22268 clk cpu0 R X8 0000000003700768 +22269 clk cpu0 IT (22233) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22269 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +22269 clk cpu0 R X9 0000000000000010 +22270 clk cpu0 IT (22234) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22270 clk cpu0 R X10 0000000000000010 +22271 clk cpu0 IT (22235) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22271 clk cpu0 R X10 0000000000000010 +22272 clk cpu0 IT (22236) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22272 clk cpu0 R X8 0000000003700778 +22273 clk cpu0 IT (22237) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22273 clk cpu0 MR1 03700778:000000f00778_NS 00 +22273 clk cpu0 R X9 0000000000000000 +22274 clk cpu0 IT (22238) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22274 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22274 clk cpu0 R X8 0000000003700600 +22275 clk cpu0 IT (22239) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22275 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000078 +22275 clk cpu0 R X8 0000000023000078 +22276 clk cpu0 IT (22240) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22276 clk cpu0 MW1 23000078:000016240078_NS 00 +22277 clk cpu0 IT (22241) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22277 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22277 clk cpu0 R X8 0000000003700600 +22278 clk cpu0 IT (22242) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22278 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000078 +22278 clk cpu0 R X10 0000000023000078 +22279 clk cpu0 IT (22243) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22279 clk cpu0 R X11 0000000000000001 +22280 clk cpu0 IT (22244) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22280 clk cpu0 R X10 0000000023000079 +22281 clk cpu0 IT (22245) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22281 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000079 +22282 clk cpu0 IT (22246) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22282 clk cpu0 MR1 0370053e:000000f0053e_NS 10 +22282 clk cpu0 R X8 0000000000000010 +22283 clk cpu0 IT (22247) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22283 clk cpu0 R X8 0000000000000011 +22284 clk cpu0 IT (22248) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22284 clk cpu0 MW1 0370053e:000000f0053e_NS 11 +22285 clk cpu0 IT (22249) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22286 clk cpu0 IT (22250) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22286 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +22286 clk cpu0 R X8 0000000000000011 +22287 clk cpu0 IT (22251) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22287 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22287 clk cpu0 R X9 0000000000000020 +22288 clk cpu0 IT (22252) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22288 clk cpu0 R cpsr 820003c5 +22289 clk cpu0 IT (22253) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22289 clk cpu0 R X8 0000000000000001 +22290 clk cpu0 IT (22254) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22291 clk cpu0 IT (22255) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22291 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22291 clk cpu0 R X8 0000000003700768 +22292 clk cpu0 IT (22256) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22292 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +22292 clk cpu0 R X9 0000000000000011 +22293 clk cpu0 IT (22257) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22293 clk cpu0 R X10 0000000000000011 +22294 clk cpu0 IT (22258) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22294 clk cpu0 R X10 0000000000000011 +22295 clk cpu0 IT (22259) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22295 clk cpu0 R X8 0000000003700779 +22296 clk cpu0 IT (22260) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22296 clk cpu0 MR1 03700779:000000f00779_NS 00 +22296 clk cpu0 R X9 0000000000000000 +22297 clk cpu0 IT (22261) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22297 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22297 clk cpu0 R X8 0000000003700600 +22298 clk cpu0 IT (22262) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22298 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000079 +22298 clk cpu0 R X8 0000000023000079 +22299 clk cpu0 IT (22263) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22299 clk cpu0 MW1 23000079:000016240079_NS 00 +22300 clk cpu0 IT (22264) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22300 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22300 clk cpu0 R X8 0000000003700600 +22301 clk cpu0 IT (22265) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22301 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000079 +22301 clk cpu0 R X10 0000000023000079 +22302 clk cpu0 IT (22266) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22302 clk cpu0 R X11 0000000000000001 +22303 clk cpu0 IT (22267) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22303 clk cpu0 R X10 000000002300007A +22304 clk cpu0 IT (22268) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22304 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007a +22305 clk cpu0 IT (22269) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22305 clk cpu0 MR1 0370053e:000000f0053e_NS 11 +22305 clk cpu0 R X8 0000000000000011 +22306 clk cpu0 IT (22270) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22306 clk cpu0 R X8 0000000000000012 +22307 clk cpu0 IT (22271) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22307 clk cpu0 MW1 0370053e:000000f0053e_NS 12 +22308 clk cpu0 IT (22272) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22309 clk cpu0 IT (22273) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22309 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +22309 clk cpu0 R X8 0000000000000012 +22310 clk cpu0 IT (22274) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22310 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22310 clk cpu0 R X9 0000000000000020 +22311 clk cpu0 IT (22275) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22311 clk cpu0 R cpsr 820003c5 +22312 clk cpu0 IT (22276) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22312 clk cpu0 R X8 0000000000000001 +22313 clk cpu0 IT (22277) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22314 clk cpu0 IT (22278) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22314 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22314 clk cpu0 R X8 0000000003700768 +22315 clk cpu0 IT (22279) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22315 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +22315 clk cpu0 R X9 0000000000000012 +22316 clk cpu0 IT (22280) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22316 clk cpu0 R X10 0000000000000012 +22317 clk cpu0 IT (22281) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22317 clk cpu0 R X10 0000000000000012 +22318 clk cpu0 IT (22282) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22318 clk cpu0 R X8 000000000370077A +22319 clk cpu0 IT (22283) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22319 clk cpu0 MR1 0370077a:000000f0077a_NS 00 +22319 clk cpu0 R X9 0000000000000000 +22320 clk cpu0 IT (22284) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22320 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22320 clk cpu0 R X8 0000000003700600 +22321 clk cpu0 IT (22285) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22321 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007a +22321 clk cpu0 R X8 000000002300007A +22322 clk cpu0 IT (22286) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22322 clk cpu0 MW1 2300007a:00001624007a_NS 00 +22323 clk cpu0 IT (22287) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22323 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22323 clk cpu0 R X8 0000000003700600 +22324 clk cpu0 IT (22288) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22324 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007a +22324 clk cpu0 R X10 000000002300007A +22325 clk cpu0 IT (22289) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22325 clk cpu0 R X11 0000000000000001 +22326 clk cpu0 IT (22290) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22326 clk cpu0 R X10 000000002300007B +22327 clk cpu0 IT (22291) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22327 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007b +22328 clk cpu0 IT (22292) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22328 clk cpu0 MR1 0370053e:000000f0053e_NS 12 +22328 clk cpu0 R X8 0000000000000012 +22329 clk cpu0 IT (22293) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22329 clk cpu0 R X8 0000000000000013 +22330 clk cpu0 IT (22294) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22330 clk cpu0 MW1 0370053e:000000f0053e_NS 13 +22331 clk cpu0 IT (22295) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22332 clk cpu0 IT (22296) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22332 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +22332 clk cpu0 R X8 0000000000000013 +22333 clk cpu0 IT (22297) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22333 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22333 clk cpu0 R X9 0000000000000020 +22334 clk cpu0 IT (22298) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22334 clk cpu0 R cpsr 820003c5 +22335 clk cpu0 IT (22299) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22335 clk cpu0 R X8 0000000000000001 +22336 clk cpu0 IT (22300) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22337 clk cpu0 IT (22301) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22337 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22337 clk cpu0 R X8 0000000003700768 +22338 clk cpu0 IT (22302) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22338 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +22338 clk cpu0 R X9 0000000000000013 +22339 clk cpu0 IT (22303) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22339 clk cpu0 R X10 0000000000000013 +22340 clk cpu0 IT (22304) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22340 clk cpu0 R X10 0000000000000013 +22341 clk cpu0 IT (22305) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22341 clk cpu0 R X8 000000000370077B +22342 clk cpu0 IT (22306) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22342 clk cpu0 MR1 0370077b:000000f0077b_NS 00 +22342 clk cpu0 R X9 0000000000000000 +22343 clk cpu0 IT (22307) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22343 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22343 clk cpu0 R X8 0000000003700600 +22344 clk cpu0 IT (22308) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22344 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007b +22344 clk cpu0 R X8 000000002300007B +22345 clk cpu0 IT (22309) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22345 clk cpu0 MW1 2300007b:00001624007b_NS 00 +22346 clk cpu0 IT (22310) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22346 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22346 clk cpu0 R X8 0000000003700600 +22347 clk cpu0 IT (22311) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22347 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007b +22347 clk cpu0 R X10 000000002300007B +22348 clk cpu0 IT (22312) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22348 clk cpu0 R X11 0000000000000001 +22349 clk cpu0 IT (22313) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22349 clk cpu0 R X10 000000002300007C +22350 clk cpu0 IT (22314) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22350 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007c +22351 clk cpu0 IT (22315) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22351 clk cpu0 MR1 0370053e:000000f0053e_NS 13 +22351 clk cpu0 R X8 0000000000000013 +22352 clk cpu0 IT (22316) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22352 clk cpu0 R X8 0000000000000014 +22353 clk cpu0 IT (22317) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22353 clk cpu0 MW1 0370053e:000000f0053e_NS 14 +22354 clk cpu0 IT (22318) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22355 clk cpu0 IT (22319) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22355 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +22355 clk cpu0 R X8 0000000000000014 +22356 clk cpu0 IT (22320) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22356 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22356 clk cpu0 R X9 0000000000000020 +22357 clk cpu0 IT (22321) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22357 clk cpu0 R cpsr 820003c5 +22358 clk cpu0 IT (22322) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22358 clk cpu0 R X8 0000000000000001 +22359 clk cpu0 IT (22323) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22360 clk cpu0 IT (22324) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22360 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22360 clk cpu0 R X8 0000000003700768 +22361 clk cpu0 IT (22325) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22361 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +22361 clk cpu0 R X9 0000000000000014 +22362 clk cpu0 IT (22326) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22362 clk cpu0 R X10 0000000000000014 +22363 clk cpu0 IT (22327) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22363 clk cpu0 R X10 0000000000000014 +22364 clk cpu0 IT (22328) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22364 clk cpu0 R X8 000000000370077C +22365 clk cpu0 IT (22329) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22365 clk cpu0 MR1 0370077c:000000f0077c_NS 00 +22365 clk cpu0 R X9 0000000000000000 +22366 clk cpu0 IT (22330) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22366 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22366 clk cpu0 R X8 0000000003700600 +22367 clk cpu0 IT (22331) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22367 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007c +22367 clk cpu0 R X8 000000002300007C +22368 clk cpu0 IT (22332) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22368 clk cpu0 MW1 2300007c:00001624007c_NS 00 +22369 clk cpu0 IT (22333) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22369 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22369 clk cpu0 R X8 0000000003700600 +22370 clk cpu0 IT (22334) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22370 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007c +22370 clk cpu0 R X10 000000002300007C +22371 clk cpu0 IT (22335) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22371 clk cpu0 R X11 0000000000000001 +22372 clk cpu0 IT (22336) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22372 clk cpu0 R X10 000000002300007D +22373 clk cpu0 IT (22337) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22373 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007d +22374 clk cpu0 IT (22338) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22374 clk cpu0 MR1 0370053e:000000f0053e_NS 14 +22374 clk cpu0 R X8 0000000000000014 +22375 clk cpu0 IT (22339) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22375 clk cpu0 R X8 0000000000000015 +22376 clk cpu0 IT (22340) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22376 clk cpu0 MW1 0370053e:000000f0053e_NS 15 +22377 clk cpu0 IT (22341) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22378 clk cpu0 IT (22342) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22378 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +22378 clk cpu0 R X8 0000000000000015 +22379 clk cpu0 IT (22343) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22379 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22379 clk cpu0 R X9 0000000000000020 +22380 clk cpu0 IT (22344) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22380 clk cpu0 R cpsr 820003c5 +22381 clk cpu0 IT (22345) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22381 clk cpu0 R X8 0000000000000001 +22382 clk cpu0 IT (22346) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22383 clk cpu0 IT (22347) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22383 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22383 clk cpu0 R X8 0000000003700768 +22384 clk cpu0 IT (22348) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22384 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +22384 clk cpu0 R X9 0000000000000015 +22385 clk cpu0 IT (22349) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22385 clk cpu0 R X10 0000000000000015 +22386 clk cpu0 IT (22350) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22386 clk cpu0 R X10 0000000000000015 +22387 clk cpu0 IT (22351) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22387 clk cpu0 R X8 000000000370077D +22388 clk cpu0 IT (22352) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22388 clk cpu0 MR1 0370077d:000000f0077d_NS 00 +22388 clk cpu0 R X9 0000000000000000 +22389 clk cpu0 IT (22353) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22389 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22389 clk cpu0 R X8 0000000003700600 +22390 clk cpu0 IT (22354) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22390 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007d +22390 clk cpu0 R X8 000000002300007D +22391 clk cpu0 IT (22355) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22391 clk cpu0 MW1 2300007d:00001624007d_NS 00 +22392 clk cpu0 IT (22356) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22392 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22392 clk cpu0 R X8 0000000003700600 +22393 clk cpu0 IT (22357) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22393 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007d +22393 clk cpu0 R X10 000000002300007D +22394 clk cpu0 IT (22358) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22394 clk cpu0 R X11 0000000000000001 +22395 clk cpu0 IT (22359) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22395 clk cpu0 R X10 000000002300007E +22396 clk cpu0 IT (22360) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22396 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007e +22397 clk cpu0 IT (22361) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22397 clk cpu0 MR1 0370053e:000000f0053e_NS 15 +22397 clk cpu0 R X8 0000000000000015 +22398 clk cpu0 IT (22362) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22398 clk cpu0 R X8 0000000000000016 +22399 clk cpu0 IT (22363) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22399 clk cpu0 MW1 0370053e:000000f0053e_NS 16 +22400 clk cpu0 IT (22364) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22401 clk cpu0 IT (22365) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22401 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +22401 clk cpu0 R X8 0000000000000016 +22402 clk cpu0 IT (22366) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22402 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22402 clk cpu0 R X9 0000000000000020 +22403 clk cpu0 IT (22367) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22403 clk cpu0 R cpsr 820003c5 +22404 clk cpu0 IT (22368) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22404 clk cpu0 R X8 0000000000000001 +22405 clk cpu0 IT (22369) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22406 clk cpu0 IT (22370) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22406 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22406 clk cpu0 R X8 0000000003700768 +22407 clk cpu0 IT (22371) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22407 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +22407 clk cpu0 R X9 0000000000000016 +22408 clk cpu0 IT (22372) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22408 clk cpu0 R X10 0000000000000016 +22409 clk cpu0 IT (22373) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22409 clk cpu0 R X10 0000000000000016 +22410 clk cpu0 IT (22374) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22410 clk cpu0 R X8 000000000370077E +22411 clk cpu0 IT (22375) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22411 clk cpu0 MR1 0370077e:000000f0077e_NS 00 +22411 clk cpu0 R X9 0000000000000000 +22412 clk cpu0 IT (22376) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22412 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22412 clk cpu0 R X8 0000000003700600 +22413 clk cpu0 IT (22377) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22413 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007e +22413 clk cpu0 R X8 000000002300007E +22414 clk cpu0 IT (22378) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22414 clk cpu0 MW1 2300007e:00001624007e_NS 00 +22415 clk cpu0 IT (22379) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22415 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22415 clk cpu0 R X8 0000000003700600 +22416 clk cpu0 IT (22380) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22416 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007e +22416 clk cpu0 R X10 000000002300007E +22417 clk cpu0 IT (22381) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22417 clk cpu0 R X11 0000000000000001 +22418 clk cpu0 IT (22382) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22418 clk cpu0 R X10 000000002300007F +22419 clk cpu0 IT (22383) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22419 clk cpu0 MW8 03700600:000000f00600_NS 00000000_2300007f +22420 clk cpu0 IT (22384) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22420 clk cpu0 MR1 0370053e:000000f0053e_NS 16 +22420 clk cpu0 R X8 0000000000000016 +22421 clk cpu0 IT (22385) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22421 clk cpu0 R X8 0000000000000017 +22422 clk cpu0 IT (22386) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22422 clk cpu0 MW1 0370053e:000000f0053e_NS 17 +22423 clk cpu0 IT (22387) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22424 clk cpu0 IT (22388) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22424 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +22424 clk cpu0 R X8 0000000000000017 +22425 clk cpu0 IT (22389) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22425 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22425 clk cpu0 R X9 0000000000000020 +22426 clk cpu0 IT (22390) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22426 clk cpu0 R cpsr 820003c5 +22427 clk cpu0 IT (22391) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22427 clk cpu0 R X8 0000000000000001 +22428 clk cpu0 IT (22392) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22429 clk cpu0 IT (22393) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22429 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22429 clk cpu0 R X8 0000000003700768 +22430 clk cpu0 IT (22394) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22430 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +22430 clk cpu0 R X9 0000000000000017 +22431 clk cpu0 IT (22395) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22431 clk cpu0 R X10 0000000000000017 +22432 clk cpu0 IT (22396) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22432 clk cpu0 R X10 0000000000000017 +22433 clk cpu0 IT (22397) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22433 clk cpu0 R X8 000000000370077F +22434 clk cpu0 IT (22398) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22434 clk cpu0 MR1 0370077f:000000f0077f_NS 00 +22434 clk cpu0 R X9 0000000000000000 +22435 clk cpu0 IT (22399) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22435 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22435 clk cpu0 R X8 0000000003700600 +22436 clk cpu0 IT (22400) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22436 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007f +22436 clk cpu0 R X8 000000002300007F +22437 clk cpu0 IT (22401) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22437 clk cpu0 MW1 2300007f:00001624007f_NS 00 +22438 clk cpu0 IT (22402) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22438 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22438 clk cpu0 R X8 0000000003700600 +22439 clk cpu0 IT (22403) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22439 clk cpu0 MR8 03700600:000000f00600_NS 00000000_2300007f +22439 clk cpu0 R X10 000000002300007F +22440 clk cpu0 IT (22404) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22440 clk cpu0 R X11 0000000000000001 +22441 clk cpu0 IT (22405) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22441 clk cpu0 R X10 0000000023000080 +22442 clk cpu0 IT (22406) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22442 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000080 +22443 clk cpu0 IT (22407) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22443 clk cpu0 MR1 0370053e:000000f0053e_NS 17 +22443 clk cpu0 R X8 0000000000000017 +22444 clk cpu0 IT (22408) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22444 clk cpu0 R X8 0000000000000018 +22445 clk cpu0 IT (22409) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22445 clk cpu0 MW1 0370053e:000000f0053e_NS 18 +22446 clk cpu0 IT (22410) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22447 clk cpu0 IT (22411) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22447 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +22447 clk cpu0 R X8 0000000000000018 +22448 clk cpu0 IT (22412) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22448 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22448 clk cpu0 R X9 0000000000000020 +22449 clk cpu0 IT (22413) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22449 clk cpu0 R cpsr 820003c5 +22450 clk cpu0 IT (22414) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22450 clk cpu0 R X8 0000000000000001 +22451 clk cpu0 IT (22415) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22452 clk cpu0 IT (22416) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22452 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22452 clk cpu0 R X8 0000000003700768 +22453 clk cpu0 IT (22417) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22453 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +22453 clk cpu0 R X9 0000000000000018 +22454 clk cpu0 IT (22418) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22454 clk cpu0 R X10 0000000000000018 +22455 clk cpu0 IT (22419) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22455 clk cpu0 R X10 0000000000000018 +22456 clk cpu0 IT (22420) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22456 clk cpu0 R X8 0000000003700780 +22457 clk cpu0 IT (22421) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22457 clk cpu0 MR1 03700780:000000f00780_NS 00 +22457 clk cpu0 R X9 0000000000000000 +22458 clk cpu0 IT (22422) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22458 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22458 clk cpu0 R X8 0000000003700600 +22459 clk cpu0 IT (22423) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22459 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000080 +22459 clk cpu0 R X8 0000000023000080 +22460 clk cpu0 IT (22424) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22460 clk cpu0 MW1 23000080:000016240080_NS 00 +22460 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 INVAL 0x000001000080_NS +22460 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000016240080_NS +22460 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 DIRTY 0x000016240080_NS +22460 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 ALLOC 0x000016240080_NS +22460 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 2000 INVAL 0x000016240080_NS +22461 clk cpu0 IT (22425) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22461 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22461 clk cpu0 R X8 0000000003700600 +22462 clk cpu0 IT (22426) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22462 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000080 +22462 clk cpu0 R X10 0000000023000080 +22463 clk cpu0 IT (22427) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22463 clk cpu0 R X11 0000000000000001 +22464 clk cpu0 IT (22428) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22464 clk cpu0 R X10 0000000023000081 +22465 clk cpu0 IT (22429) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22465 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000081 +22466 clk cpu0 IT (22430) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22466 clk cpu0 MR1 0370053e:000000f0053e_NS 18 +22466 clk cpu0 R X8 0000000000000018 +22467 clk cpu0 IT (22431) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22467 clk cpu0 R X8 0000000000000019 +22468 clk cpu0 IT (22432) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22468 clk cpu0 MW1 0370053e:000000f0053e_NS 19 +22469 clk cpu0 IT (22433) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22470 clk cpu0 IT (22434) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22470 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +22470 clk cpu0 R X8 0000000000000019 +22471 clk cpu0 IT (22435) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22471 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22471 clk cpu0 R X9 0000000000000020 +22472 clk cpu0 IT (22436) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22472 clk cpu0 R cpsr 820003c5 +22473 clk cpu0 IT (22437) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22473 clk cpu0 R X8 0000000000000001 +22474 clk cpu0 IT (22438) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22475 clk cpu0 IT (22439) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22475 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22475 clk cpu0 R X8 0000000003700768 +22476 clk cpu0 IT (22440) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22476 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +22476 clk cpu0 R X9 0000000000000019 +22477 clk cpu0 IT (22441) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22477 clk cpu0 R X10 0000000000000019 +22478 clk cpu0 IT (22442) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22478 clk cpu0 R X10 0000000000000019 +22479 clk cpu0 IT (22443) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22479 clk cpu0 R X8 0000000003700781 +22480 clk cpu0 IT (22444) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22480 clk cpu0 MR1 03700781:000000f00781_NS 00 +22480 clk cpu0 R X9 0000000000000000 +22481 clk cpu0 IT (22445) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22481 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22481 clk cpu0 R X8 0000000003700600 +22482 clk cpu0 IT (22446) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22482 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000081 +22482 clk cpu0 R X8 0000000023000081 +22483 clk cpu0 IT (22447) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22483 clk cpu0 MW1 23000081:000016240081_NS 00 +22484 clk cpu0 IT (22448) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22484 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22484 clk cpu0 R X8 0000000003700600 +22485 clk cpu0 IT (22449) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22485 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000081 +22485 clk cpu0 R X10 0000000023000081 +22486 clk cpu0 IT (22450) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22486 clk cpu0 R X11 0000000000000001 +22487 clk cpu0 IT (22451) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22487 clk cpu0 R X10 0000000023000082 +22488 clk cpu0 IT (22452) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22488 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000082 +22489 clk cpu0 IT (22453) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22489 clk cpu0 MR1 0370053e:000000f0053e_NS 19 +22489 clk cpu0 R X8 0000000000000019 +22490 clk cpu0 IT (22454) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22490 clk cpu0 R X8 000000000000001A +22491 clk cpu0 IT (22455) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22491 clk cpu0 MW1 0370053e:000000f0053e_NS 1a +22492 clk cpu0 IT (22456) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22493 clk cpu0 IT (22457) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22493 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +22493 clk cpu0 R X8 000000000000001A +22494 clk cpu0 IT (22458) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22494 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22494 clk cpu0 R X9 0000000000000020 +22495 clk cpu0 IT (22459) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22495 clk cpu0 R cpsr 820003c5 +22496 clk cpu0 IT (22460) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22496 clk cpu0 R X8 0000000000000001 +22497 clk cpu0 IT (22461) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22498 clk cpu0 IT (22462) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22498 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22498 clk cpu0 R X8 0000000003700768 +22499 clk cpu0 IT (22463) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22499 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +22499 clk cpu0 R X9 000000000000001A +22500 clk cpu0 IT (22464) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22500 clk cpu0 R X10 000000000000001A +22501 clk cpu0 IT (22465) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22501 clk cpu0 R X10 000000000000001A +22502 clk cpu0 IT (22466) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22502 clk cpu0 R X8 0000000003700782 +22503 clk cpu0 IT (22467) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22503 clk cpu0 MR1 03700782:000000f00782_NS 00 +22503 clk cpu0 R X9 0000000000000000 +22504 clk cpu0 IT (22468) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22504 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22504 clk cpu0 R X8 0000000003700600 +22505 clk cpu0 IT (22469) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22505 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000082 +22505 clk cpu0 R X8 0000000023000082 +22506 clk cpu0 IT (22470) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22506 clk cpu0 MW1 23000082:000016240082_NS 00 +22507 clk cpu0 IT (22471) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22507 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22507 clk cpu0 R X8 0000000003700600 +22508 clk cpu0 IT (22472) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22508 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000082 +22508 clk cpu0 R X10 0000000023000082 +22509 clk cpu0 IT (22473) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22509 clk cpu0 R X11 0000000000000001 +22510 clk cpu0 IT (22474) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22510 clk cpu0 R X10 0000000023000083 +22511 clk cpu0 IT (22475) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22511 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000083 +22512 clk cpu0 IT (22476) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22512 clk cpu0 MR1 0370053e:000000f0053e_NS 1a +22512 clk cpu0 R X8 000000000000001A +22513 clk cpu0 IT (22477) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22513 clk cpu0 R X8 000000000000001B +22514 clk cpu0 IT (22478) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22514 clk cpu0 MW1 0370053e:000000f0053e_NS 1b +22515 clk cpu0 IT (22479) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22516 clk cpu0 IT (22480) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22516 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +22516 clk cpu0 R X8 000000000000001B +22517 clk cpu0 IT (22481) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22517 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22517 clk cpu0 R X9 0000000000000020 +22518 clk cpu0 IT (22482) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22518 clk cpu0 R cpsr 820003c5 +22519 clk cpu0 IT (22483) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22519 clk cpu0 R X8 0000000000000001 +22520 clk cpu0 IT (22484) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22521 clk cpu0 IT (22485) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22521 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22521 clk cpu0 R X8 0000000003700768 +22522 clk cpu0 IT (22486) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22522 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +22522 clk cpu0 R X9 000000000000001B +22523 clk cpu0 IT (22487) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22523 clk cpu0 R X10 000000000000001B +22524 clk cpu0 IT (22488) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22524 clk cpu0 R X10 000000000000001B +22525 clk cpu0 IT (22489) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22525 clk cpu0 R X8 0000000003700783 +22526 clk cpu0 IT (22490) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22526 clk cpu0 MR1 03700783:000000f00783_NS 00 +22526 clk cpu0 R X9 0000000000000000 +22527 clk cpu0 IT (22491) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22527 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22527 clk cpu0 R X8 0000000003700600 +22528 clk cpu0 IT (22492) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22528 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000083 +22528 clk cpu0 R X8 0000000023000083 +22529 clk cpu0 IT (22493) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22529 clk cpu0 MW1 23000083:000016240083_NS 00 +22530 clk cpu0 IT (22494) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22530 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22530 clk cpu0 R X8 0000000003700600 +22531 clk cpu0 IT (22495) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22531 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000083 +22531 clk cpu0 R X10 0000000023000083 +22532 clk cpu0 IT (22496) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22532 clk cpu0 R X11 0000000000000001 +22533 clk cpu0 IT (22497) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22533 clk cpu0 R X10 0000000023000084 +22534 clk cpu0 IT (22498) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22534 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000084 +22535 clk cpu0 IT (22499) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22535 clk cpu0 MR1 0370053e:000000f0053e_NS 1b +22535 clk cpu0 R X8 000000000000001B +22536 clk cpu0 IT (22500) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22536 clk cpu0 R X8 000000000000001C +22537 clk cpu0 IT (22501) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22537 clk cpu0 MW1 0370053e:000000f0053e_NS 1c +22538 clk cpu0 IT (22502) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22539 clk cpu0 IT (22503) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22539 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +22539 clk cpu0 R X8 000000000000001C +22540 clk cpu0 IT (22504) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22540 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22540 clk cpu0 R X9 0000000000000020 +22541 clk cpu0 IT (22505) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22541 clk cpu0 R cpsr 820003c5 +22542 clk cpu0 IT (22506) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22542 clk cpu0 R X8 0000000000000001 +22543 clk cpu0 IT (22507) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22544 clk cpu0 IT (22508) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22544 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22544 clk cpu0 R X8 0000000003700768 +22545 clk cpu0 IT (22509) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22545 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +22545 clk cpu0 R X9 000000000000001C +22546 clk cpu0 IT (22510) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22546 clk cpu0 R X10 000000000000001C +22547 clk cpu0 IT (22511) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22547 clk cpu0 R X10 000000000000001C +22548 clk cpu0 IT (22512) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22548 clk cpu0 R X8 0000000003700784 +22549 clk cpu0 IT (22513) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22549 clk cpu0 MR1 03700784:000000f00784_NS 00 +22549 clk cpu0 R X9 0000000000000000 +22550 clk cpu0 IT (22514) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22550 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22550 clk cpu0 R X8 0000000003700600 +22551 clk cpu0 IT (22515) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22551 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000084 +22551 clk cpu0 R X8 0000000023000084 +22552 clk cpu0 IT (22516) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22552 clk cpu0 MW1 23000084:000016240084_NS 00 +22553 clk cpu0 IT (22517) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22553 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22553 clk cpu0 R X8 0000000003700600 +22554 clk cpu0 IT (22518) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22554 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000084 +22554 clk cpu0 R X10 0000000023000084 +22555 clk cpu0 IT (22519) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22555 clk cpu0 R X11 0000000000000001 +22556 clk cpu0 IT (22520) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22556 clk cpu0 R X10 0000000023000085 +22557 clk cpu0 IT (22521) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22557 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000085 +22558 clk cpu0 IT (22522) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22558 clk cpu0 MR1 0370053e:000000f0053e_NS 1c +22558 clk cpu0 R X8 000000000000001C +22559 clk cpu0 IT (22523) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22559 clk cpu0 R X8 000000000000001D +22560 clk cpu0 IT (22524) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22560 clk cpu0 MW1 0370053e:000000f0053e_NS 1d +22561 clk cpu0 IT (22525) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22562 clk cpu0 IT (22526) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22562 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +22562 clk cpu0 R X8 000000000000001D +22563 clk cpu0 IT (22527) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22563 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22563 clk cpu0 R X9 0000000000000020 +22564 clk cpu0 IT (22528) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22564 clk cpu0 R cpsr 820003c5 +22565 clk cpu0 IT (22529) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22565 clk cpu0 R X8 0000000000000001 +22566 clk cpu0 IT (22530) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22567 clk cpu0 IT (22531) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22567 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22567 clk cpu0 R X8 0000000003700768 +22568 clk cpu0 IT (22532) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22568 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +22568 clk cpu0 R X9 000000000000001D +22569 clk cpu0 IT (22533) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22569 clk cpu0 R X10 000000000000001D +22570 clk cpu0 IT (22534) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22570 clk cpu0 R X10 000000000000001D +22571 clk cpu0 IT (22535) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22571 clk cpu0 R X8 0000000003700785 +22572 clk cpu0 IT (22536) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22572 clk cpu0 MR1 03700785:000000f00785_NS 00 +22572 clk cpu0 R X9 0000000000000000 +22573 clk cpu0 IT (22537) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22573 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22573 clk cpu0 R X8 0000000003700600 +22574 clk cpu0 IT (22538) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22574 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000085 +22574 clk cpu0 R X8 0000000023000085 +22575 clk cpu0 IT (22539) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22575 clk cpu0 MW1 23000085:000016240085_NS 00 +22576 clk cpu0 IT (22540) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22576 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22576 clk cpu0 R X8 0000000003700600 +22577 clk cpu0 IT (22541) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22577 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000085 +22577 clk cpu0 R X10 0000000023000085 +22578 clk cpu0 IT (22542) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22578 clk cpu0 R X11 0000000000000001 +22579 clk cpu0 IT (22543) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22579 clk cpu0 R X10 0000000023000086 +22580 clk cpu0 IT (22544) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22580 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000086 +22581 clk cpu0 IT (22545) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22581 clk cpu0 MR1 0370053e:000000f0053e_NS 1d +22581 clk cpu0 R X8 000000000000001D +22582 clk cpu0 IT (22546) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22582 clk cpu0 R X8 000000000000001E +22583 clk cpu0 IT (22547) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22583 clk cpu0 MW1 0370053e:000000f0053e_NS 1e +22584 clk cpu0 IT (22548) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22585 clk cpu0 IT (22549) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22585 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +22585 clk cpu0 R X8 000000000000001E +22586 clk cpu0 IT (22550) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22586 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22586 clk cpu0 R X9 0000000000000020 +22587 clk cpu0 IT (22551) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22587 clk cpu0 R cpsr 820003c5 +22588 clk cpu0 IT (22552) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22588 clk cpu0 R X8 0000000000000001 +22589 clk cpu0 IT (22553) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22590 clk cpu0 IT (22554) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22590 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22590 clk cpu0 R X8 0000000003700768 +22591 clk cpu0 IT (22555) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22591 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +22591 clk cpu0 R X9 000000000000001E +22592 clk cpu0 IT (22556) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22592 clk cpu0 R X10 000000000000001E +22593 clk cpu0 IT (22557) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22593 clk cpu0 R X10 000000000000001E +22594 clk cpu0 IT (22558) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22594 clk cpu0 R X8 0000000003700786 +22595 clk cpu0 IT (22559) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22595 clk cpu0 MR1 03700786:000000f00786_NS 00 +22595 clk cpu0 R X9 0000000000000000 +22596 clk cpu0 IT (22560) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22596 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22596 clk cpu0 R X8 0000000003700600 +22597 clk cpu0 IT (22561) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22597 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000086 +22597 clk cpu0 R X8 0000000023000086 +22598 clk cpu0 IT (22562) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22598 clk cpu0 MW1 23000086:000016240086_NS 00 +22599 clk cpu0 IT (22563) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22599 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22599 clk cpu0 R X8 0000000003700600 +22600 clk cpu0 IT (22564) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22600 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000086 +22600 clk cpu0 R X10 0000000023000086 +22601 clk cpu0 IT (22565) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22601 clk cpu0 R X11 0000000000000001 +22602 clk cpu0 IT (22566) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22602 clk cpu0 R X10 0000000023000087 +22603 clk cpu0 IT (22567) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22603 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000087 +22604 clk cpu0 IT (22568) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22604 clk cpu0 MR1 0370053e:000000f0053e_NS 1e +22604 clk cpu0 R X8 000000000000001E +22605 clk cpu0 IT (22569) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22605 clk cpu0 R X8 000000000000001F +22606 clk cpu0 IT (22570) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22606 clk cpu0 MW1 0370053e:000000f0053e_NS 1f +22607 clk cpu0 IT (22571) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22608 clk cpu0 IT (22572) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22608 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +22608 clk cpu0 R X8 000000000000001F +22609 clk cpu0 IT (22573) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22609 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22609 clk cpu0 R X9 0000000000000020 +22610 clk cpu0 IT (22574) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22610 clk cpu0 R cpsr 820003c5 +22611 clk cpu0 IT (22575) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22611 clk cpu0 R X8 0000000000000001 +22612 clk cpu0 IT (22576) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22613 clk cpu0 IT (22577) 00011608:000010011608_NS f9400be8 O EL1h_n : LDR x8,[sp,#0x10] +22613 clk cpu0 MR8 03700540:000000f00540_NS 00000000_03700768 +22613 clk cpu0 R X8 0000000003700768 +22614 clk cpu0 IT (22578) 0001160c:00001001160c_NS 39403be9 O EL1h_n : LDRB w9,[sp,#0xe] +22614 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +22614 clk cpu0 R X9 000000000000001F +22615 clk cpu0 IT (22579) 00011610:000010011610_NS 2a0903ea O EL1h_n : MOV w10,w9 +22615 clk cpu0 R X10 000000000000001F +22616 clk cpu0 IT (22580) 00011614:000010011614_NS 93407d4a O EL1h_n : SXTW x10,w10 +22616 clk cpu0 R X10 000000000000001F +22617 clk cpu0 IT (22581) 00011618:000010011618_NS 8b0a0108 O EL1h_n : ADD x8,x8,x10 +22617 clk cpu0 R X8 0000000003700787 +22618 clk cpu0 IT (22582) 0001161c:00001001161c_NS 39400109 O EL1h_n : LDRB w9,[x8,#0] +22618 clk cpu0 MR1 03700787:000000f00787_NS 00 +22618 clk cpu0 R X9 0000000000000000 +22619 clk cpu0 IT (22583) 00011620:000010011620_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22619 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22619 clk cpu0 R X8 0000000003700600 +22620 clk cpu0 IT (22584) 00011624:000010011624_NS f9400108 O EL1h_n : LDR x8,[x8,#0] +22620 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000087 +22620 clk cpu0 R X8 0000000023000087 +22621 clk cpu0 IT (22585) 00011628:000010011628_NS 39000109 O EL1h_n : STRB w9,[x8,#0] +22621 clk cpu0 MW1 23000087:000016240087_NS 00 +22622 clk cpu0 IT (22586) 0001162c:00001001162c_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22622 clk cpu0 MR8 03700548:000000f00548_NS 00000000_03700600 +22622 clk cpu0 R X8 0000000003700600 +22623 clk cpu0 IT (22587) 00011630:000010011630_NS f940010a O EL1h_n : LDR x10,[x8,#0] +22623 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000087 +22623 clk cpu0 R X10 0000000023000087 +22624 clk cpu0 IT (22588) 00011634:000010011634_NS d280002b O EL1h_n : MOV x11,#1 +22624 clk cpu0 R X11 0000000000000001 +22625 clk cpu0 IT (22589) 00011638:000010011638_NS 8b0b014a O EL1h_n : ADD x10,x10,x11 +22625 clk cpu0 R X10 0000000023000088 +22626 clk cpu0 IT (22590) 0001163c:00001001163c_NS f900010a O EL1h_n : STR x10,[x8,#0] +22626 clk cpu0 MW8 03700600:000000f00600_NS 00000000_23000088 +22627 clk cpu0 IT (22591) 00011640:000010011640_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22627 clk cpu0 MR1 0370053e:000000f0053e_NS 1f +22627 clk cpu0 R X8 000000000000001F +22628 clk cpu0 IT (22592) 00011644:000010011644_NS 11000508 O EL1h_n : ADD w8,w8,#1 +22628 clk cpu0 R X8 0000000000000020 +22629 clk cpu0 IT (22593) 00011648:000010011648_NS 39003be8 O EL1h_n : STRB w8,[sp,#0xe] +22629 clk cpu0 MW1 0370053e:000000f0053e_NS 20 +22630 clk cpu0 IT (22594) 0001164c:00001001164c_NS 17ffffe9 O EL1h_n : B 0x115f0 +22631 clk cpu0 IT (22595) 000115f0:0000100115f0_NS 39403be8 O EL1h_n : LDRB w8,[sp,#0xe] +22631 clk cpu0 MR1 0370053e:000000f0053e_NS 20 +22631 clk cpu0 R X8 0000000000000020 +22632 clk cpu0 IT (22596) 000115f4:0000100115f4_NS 39403fe9 O EL1h_n : LDRB w9,[sp,#0xf] +22632 clk cpu0 MR1 0370053f:000000f0053f_NS 20 +22632 clk cpu0 R X9 0000000000000020 +22633 clk cpu0 IT (22597) 000115f8:0000100115f8_NS 6b09011f O EL1h_n : CMP w8,w9 +22633 clk cpu0 R cpsr 620003c5 +22634 clk cpu0 IT (22598) 000115fc:0000100115fc_NS 1a9fa7e8 O EL1h_n : CSET w8,LT +22634 clk cpu0 R X8 0000000000000000 +22635 clk cpu0 IS (22599) 00011600:000010011600_NS 37000048 O EL1h_n : TBNZ w8,#0,0x11608 +22636 clk cpu0 IT (22600) 00011604:000010011604_NS 14000013 O EL1h_n : B 0x11650 +22637 clk cpu0 IT (22601) 00011650:000010011650_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +22637 clk cpu0 R SP_EL1 0000000003700550 +22638 clk cpu0 IT (22602) 00011654:000010011654_NS d65f03c0 O EL1h_n : RET +22639 clk cpu0 IT (22603) 00011ba0:000010011ba0_NS f9404fe0 O EL1h_n : LDR x0,[sp,#0x98] +22639 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000000 +22639 clk cpu0 R X0 0000000000000000 +22640 clk cpu0 IT (22604) 00011ba4:000010011ba4_NS f9404be1 O EL1h_n : LDR x1,[sp,#0x90] +22640 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000001 +22640 clk cpu0 R X1 0000000000000001 +22641 clk cpu0 IT (22605) 00011ba8:000010011ba8_NS 94024c57 O EL1h_n : BL 0xa4d04 +22641 clk cpu0 R X30 0000000000011BAC +22642 clk cpu0 IT (22606) 000a4d04:0000100a4d04_NS f100041f O EL1h_n : CMP x0,#1 +22642 clk cpu0 R cpsr 820003c5 +22643 clk cpu0 IT (22607) 000a4d08:0000100a4d08_NS 5400006b O EL1h_n : B.LT 0xa4d14 +22644 clk cpu0 IT (22608) 000a4d14:0000100a4d14_NS d28000e0 O EL1h_n : MOV x0,#7 +22644 clk cpu0 R X0 0000000000000007 +22645 clk cpu0 IT (22609) 000a4d18:0000100a4d18_NS f2a005e0 O EL1h_n : MOVK x0,#0x2f,LSL #16 +22645 clk cpu0 R X0 00000000002F0007 +22646 clk cpu0 IT (22610) 000a4d1c:0000100a4d1c_NS aa0103e2 O EL1h_n : MOV x2,x1 +22646 clk cpu0 R X2 0000000000000001 +22647 clk cpu0 IT (22611) 000a4d20:0000100a4d20_NS d40000e1 O EL1h_n : SVC #7 +22647 clk cpu0 E 000a4d20:0000100a4d20_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +22647 clk cpu0 R cpsr 820003c5 +22647 clk cpu0 R PMBIDR_EL1 00000030 +22647 clk cpu0 R ESR_EL1 56000007 +22647 clk cpu0 R SPSR_EL1 820003c5 +22647 clk cpu0 R TRBIDR_EL1 000000000000002b +22647 clk cpu0 R ELR_EL1 00000000000a4d24 +22648 clk cpu0 IT (22612) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +22649 clk cpu0 IT (22613) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +22649 clk cpu0 R SP_EL1 0000000003700450 +22650 clk cpu0 IT (22614) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +22650 clk cpu0 MW8 03700450:000000f00450_NS 00000000_002f0007 +22650 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00000001 +22651 clk cpu0 IT (22615) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +22651 clk cpu0 R X0 0000000056000007 +22652 clk cpu0 IT (22616) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +22652 clk cpu0 R X1 0000000000000015 +22653 clk cpu0 IT (22617) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +22653 clk cpu0 R cpsr 620003c5 +22654 clk cpu0 IT (22618) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +22655 clk cpu0 IT (22619) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +22655 clk cpu0 R X1 0000000000000007 +22656 clk cpu0 IT (22620) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +22656 clk cpu0 R cpsr 220003c5 +22657 clk cpu0 IS (22621) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +22658 clk cpu0 IT (22622) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +22658 clk cpu0 R cpsr 820003c5 +22659 clk cpu0 IS (22623) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +22660 clk cpu0 IT (22624) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +22660 clk cpu0 R cpsr 820003c5 +22661 clk cpu0 IS (22625) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +22662 clk cpu0 IT (22626) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +22662 clk cpu0 R cpsr 620003c5 +22663 clk cpu0 IT (22627) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +22664 clk cpu0 IT (22628) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +22664 clk cpu0 MR8 03700450:000000f00450_NS 00000000_002f0007 +22664 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00000001 +22664 clk cpu0 R X0 00000000002F0007 +22664 clk cpu0 R X1 0000000000000001 +22665 clk cpu0 IT (22629) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +22665 clk cpu0 R SP_EL1 0000000003700550 +22666 clk cpu0 IT (22630) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +22666 clk cpu0 R cpsr 820003c5 +22667 clk cpu0 IT (22631) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +22668 clk cpu0 IT (22632) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +22668 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000020 +22668 clk cpu0 MW8 03700548:000000f00548_NS f800f800_f800f800 +22668 clk cpu0 R SP_EL1 0000000003700540 +22669 clk cpu0 IT (22633) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +22669 clk cpu0 MW8 03700530:000000f00530_NS 00000000_002f0007 +22669 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00000001 +22669 clk cpu0 R SP_EL1 0000000003700530 +22670 clk cpu0 IT (22634) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +22670 clk cpu0 R X5 0000000000000000 +22671 clk cpu0 IT (22635) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +22671 clk cpu0 R X1 0000000000000000 +22672 clk cpu0 IT (22636) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +22672 clk cpu0 R cpsr 820003c5 +22673 clk cpu0 IT (22637) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +22673 clk cpu0 MR8 03700530:000000f00530_NS 00000000_002f0007 +22673 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00000001 +22673 clk cpu0 R SP_EL1 0000000003700540 +22673 clk cpu0 R X0 00000000002F0007 +22673 clk cpu0 R X1 0000000000000001 +22674 clk cpu0 IT (22638) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +22675 clk cpu0 IT (22639) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +22675 clk cpu0 MW8 03700530:000000f00530_NS 00000000_90000000 +22675 clk cpu0 MW8 03700538:000000f00538_NS 03ff8000_03ff8000 +22675 clk cpu0 R SP_EL1 0000000003700530 +22676 clk cpu0 IT (22640) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +22676 clk cpu0 R X6 0000000000000001 +22677 clk cpu0 IT (22641) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +22677 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00000001 +22677 clk cpu0 MW8 03700528:000000f00528_NS 00000000_00000000 +22677 clk cpu0 R SP_EL1 0000000003700520 +22678 clk cpu0 IT (22642) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +22678 clk cpu0 MW8 03700510:000000f00510_NS ffffffff_fe00000f +22678 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00011bac +22678 clk cpu0 R SP_EL1 0000000003700510 +22679 clk cpu0 IT (22643) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +22679 clk cpu0 R X3 0000000000000000 +22680 clk cpu0 IT (22644) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +22680 clk cpu0 R cpsr 820003c5 +22681 clk cpu0 IS (22645) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +22682 clk cpu0 IT (22646) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +22682 clk cpu0 R X3 0000000000000000 +22683 clk cpu0 IT (22647) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +22683 clk cpu0 R cpsr 820003c5 +22684 clk cpu0 IS (22648) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +22685 clk cpu0 IT (22649) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +22685 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +22685 clk cpu0 R X2 0000000000035A00 +22686 clk cpu0 IT (22650) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +22687 clk cpu0 IT (22651) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +22687 clk cpu0 R X3 000000000000005E +22688 clk cpu0 IT (22652) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +22688 clk cpu0 R X3 000000000000005E +22688 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc INVAL 0x000010011980_NS +22688 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00cc ALLOC 0x000010035980_NS +22689 clk cpu0 IT (22653) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +22689 clk cpu0 R X3 00000000000002F0 +22690 clk cpu0 IT (22654) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +22690 clk cpu0 R X2 0000000000035CF0 +22691 clk cpu0 IT (22655) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +22691 clk cpu0 MR8 00035cf0:000010035cf0_NS 00000000_00036e8c +22691 clk cpu0 R X4 0000000000036E8C +22692 clk cpu0 IT (22656) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +22692 clk cpu0 R cpsr 82000bc5 +22692 clk cpu0 R X30 0000000000035990 +22692 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 INVAL 0x00001003ae80_NS +22692 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0175 ALLOC 0x000010036e80_NS +22693 clk cpu0 IT (22657) 00036e8c:000010036e8c_NS d5389b80 O EL1h_n : MRS x0,s3_0_c9_c11_4 +22693 clk cpu0 R cpsr 820003c5 +22693 clk cpu0 R X0 00000000000003FF +22694 clk cpu0 IT (22658) 00036e90:000010036e90_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +22694 clk cpu0 R cpsr 820003c5 +22695 clk cpu0 IT (22659) 00036e94:000010036e94_NS 54000041 O EL1h_n : B.NE 0x36e9c +22696 clk cpu0 IT (22660) 00036e9c:000010036e9c_NS d65f03c0 O EL1h_n : RET +22697 clk cpu0 IT (22661) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +22697 clk cpu0 MR8 03700510:000000f00510_NS ffffffff_fe00000f +22697 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00011bac +22697 clk cpu0 R SP_EL1 0000000003700520 +22697 clk cpu0 R X29 FFFFFFFFFE00000F +22697 clk cpu0 R X30 0000000000011BAC +22698 clk cpu0 IT (22662) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +22698 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00000001 +22698 clk cpu0 MR8 03700528:000000f00528_NS 00000000_00000000 +22698 clk cpu0 R SP_EL1 0000000003700530 +22698 clk cpu0 R X2 0000000000000001 +22698 clk cpu0 R X3 0000000000000000 +22699 clk cpu0 IT (22663) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +22699 clk cpu0 MR8 03700530:000000f00530_NS 00000000_90000000 +22699 clk cpu0 MR8 03700538:000000f00538_NS 03ff8000_03ff8000 +22699 clk cpu0 R SP_EL1 0000000003700540 +22699 clk cpu0 R X6 0000000090000000 +22699 clk cpu0 R X7 03FF800003FF8000 +22700 clk cpu0 IT (22664) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +22700 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00000020 +22700 clk cpu0 MR8 03700548:000000f00548_NS f800f800_f800f800 +22700 clk cpu0 R SP_EL1 0000000003700550 +22700 clk cpu0 R X4 0000000000000020 +22700 clk cpu0 R X5 F800F800F800F800 +22701 clk cpu0 IT (22665) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +22701 clk cpu0 R cpsr 820003c5 +22701 clk cpu0 R PMBIDR_EL1 00000030 +22701 clk cpu0 R TRBIDR_EL1 000000000000002b +22702 clk cpu0 IT (22666) 000a4d24:0000100a4d24_NS d65f03c0 O EL1h_n : RET +22703 clk cpu0 IT (22667) 00011bac:000010011bac_NS d2800888 O EL1h_n : MOV x8,#0x44 +22703 clk cpu0 R X8 0000000000000044 +22704 clk cpu0 IT (22668) 00011bb0:000010011bb0_NS 8a080008 O EL1h_n : AND x8,x0,x8 +22704 clk cpu0 R X8 0000000000000044 +22705 clk cpu0 IT (22669) 00011bb4:000010011bb4_NS b5000048 O EL1h_n : CBNZ x8,0x11bbc +22706 clk cpu0 IT (22670) 00011bbc:000010011bbc_NS f94047e0 O EL1h_n : LDR x0,[sp,#0x88] +22706 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_23000010 +22706 clk cpu0 R X0 0000000023000010 +22706 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00df ALLOC 0x000010011bc0_NS +22706 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 06f0 ALLOC 0x000010011bc0_NS +22707 clk cpu0 IT (22671) 00011bc0:000010011bc0_NS f9405be8 O EL1h_n : LDR x8,[sp,#0xb0] +22707 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000088 +22707 clk cpu0 R X8 0000000023000088 +22708 clk cpu0 IT (22672) 00011bc4:000010011bc4_NS f94047e9 O EL1h_n : LDR x9,[sp,#0x88] +22708 clk cpu0 MR8 037005d8:000000f005d8_NS 00000000_23000010 +22708 clk cpu0 R X9 0000000023000010 +22709 clk cpu0 IT (22673) 00011bc8:000010011bc8_NS eb090108 O EL1h_n : SUBS x8,x8,x9 +22709 clk cpu0 R cpsr 220003c5 +22709 clk cpu0 R X8 0000000000000078 +22710 clk cpu0 IT (22674) 00011bcc:000010011bcc_NS 2a0803e1 O EL1h_n : MOV w1,w8 +22710 clk cpu0 R X1 0000000000000078 +22711 clk cpu0 IT (22675) 00011bd0:000010011bd0_NS 97fffd75 O EL1h_n : BL 0x111a4 +22711 clk cpu0 R X30 0000000000011BD4 +22712 clk cpu0 IT (22676) 000111a4:0000100111a4_NS d100c3ff O EL1h_n : SUB sp,sp,#0x30 +22712 clk cpu0 R SP_EL1 0000000003700520 +22713 clk cpu0 IT (22677) 000111a8:0000100111a8_NS f90013fe O EL1h_n : STR x30,[sp,#0x20] +22713 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00011bd4 +22714 clk cpu0 IT (22678) 000111ac:0000100111ac_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +22714 clk cpu0 MW8 03700538:000000f00538_NS 00000000_23000010 +22715 clk cpu0 IT (22679) 000111b0:0000100111b0_NS b90017e1 O EL1h_n : STR w1,[sp,#0x14] +22715 clk cpu0 MW4 03700534:000000f00534_NS 00000078 +22716 clk cpu0 IT (22680) 000111b4:0000100111b4_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22716 clk cpu0 MR8 03700538:000000f00538_NS 00000000_23000010 +22716 clk cpu0 R X8 0000000023000010 +22717 clk cpu0 IT (22681) 000111b8:0000100111b8_NS f90007e8 O EL1h_n : STR x8,[sp,#8] +22717 clk cpu0 MW8 03700528:000000f00528_NS 00000000_23000010 +22718 clk cpu0 IT (22682) 000111bc:0000100111bc_NS f94007e0 O EL1h_n : LDR x0,[sp,#8] +22718 clk cpu0 MR8 03700528:000000f00528_NS 00000000_23000010 +22718 clk cpu0 R X0 0000000023000010 +22719 clk cpu0 IT (22683) 000111c0:0000100111c0_NS b94017e9 O EL1h_n : LDR w9,[sp,#0x14] +22719 clk cpu0 MR4 03700534:000000f00534_NS 00000078 +22719 clk cpu0 R X9 0000000000000078 +22720 clk cpu0 IT (22684) 000111c4:0000100111c4_NS 2a0903e1 O EL1h_n : MOV w1,w9 +22720 clk cpu0 R X1 0000000000000078 +22721 clk cpu0 IT (22685) 000111c8:0000100111c8_NS 9400eb68 O EL1h_n : BL 0x4bf68 +22721 clk cpu0 R X30 00000000000111CC +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 CLEAN 0x000016240000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000016240000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070250000_NS +22721 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a ALLOC 0x000016240000_NS +22721 clk cpu0 TTW ITLB LPAE 1:0 000070250000 0000000070440003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070440000 +22721 clk cpu0 TTW ITLB LPAE 1:1 000070440000 0000000070450003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070450000 +22721 clk cpu0 TTW ITLB LPAE 1:2 000070450000 0000000070460003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000070460000 +22721 clk cpu0 TTW ITLB LPAE 1:3 000070460090 00000000100484c3 : BLOCK ATTRIDX=0 NS=0 AP=3 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000010048000 +22721 clk cpu0 TLB FILL cpu.cpu0.ITLB 16K 0x00048000_NS EL1_n vmid=0:0x0010048000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +22721 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x00048000_NS EL1_n vmid=0:0x0010048000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 INVAL 0x00001004c000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0001 ALLOC 0x000070440000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070250000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x000070450000_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 CLEAN 0x000016240080_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 INVAL 0x000016240080_NS +22721 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0005 ALLOC 0x000070460080_NS +22721 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fb ALLOC 0x00001004bf40_NS +22721 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0027 ALLOC 0x000016240080_NS +22721 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fd1 ALLOC 0x00001004bf40_NS +22722 clk cpu0 IT (22686) 0004bf68:00001004bf68_NS d53b0022 O EL1h_n : MRS x2,CTR_EL0 +22722 clk cpu0 R X2 0000000084448004 +22723 clk cpu0 IT (22687) 0004bf6c:00001004bf6c_NS d3504c45 O EL1h_n : UBFIZ x5,x2,#48,#20 +22723 clk cpu0 R X5 0000000000000004 +22724 clk cpu0 IT (22688) 0004bf70:00001004bf70_NS 910008a5 O EL1h_n : ADD x5,x5,#2 +22724 clk cpu0 R X5 0000000000000006 +22725 clk cpu0 IT (22689) 0004bf74:00001004bf74_NS d2800024 O EL1h_n : MOV x4,#1 +22725 clk cpu0 R X4 0000000000000001 +22726 clk cpu0 IT (22690) 0004bf78:00001004bf78_NS 9ac52082 O EL1h_n : LSL x2,x4,x5 +22726 clk cpu0 R X2 0000000000000040 +22727 clk cpu0 IT (22691) 0004bf7c:00001004bf7c_NS 9ac52424 O EL1h_n : LSR x4,x1,x5 +22727 clk cpu0 R X4 0000000000000001 +22727 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fc INVAL 0x00001009bf80_NS +22727 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01fc ALLOC 0x00001004bf80_NS +22727 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0fe3 ALLOC 0x00001004bf80_NS +22728 clk cpu0 IT (22692) 0004bf80:00001004bf80_NS 91000484 O EL1h_n : ADD x4,x4,#1 +22728 clk cpu0 R X4 0000000000000002 +22729 clk cpu0 IT (22693) 0004bf84:00001004bf84_NS aa0003e3 O EL1h_n : MOV x3,x0 +22729 clk cpu0 R X3 0000000023000010 +22730 clk cpu0 IT (22694) 0004bf88:00001004bf88_NS d5033f9f O EL1h_n : DSB SY +22731 clk cpu0 IS (22695) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22732 clk cpu0 IT (22696) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22732 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23000010:000016240010_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22732 clk cpu0 R DC CVAC 00000000:23000010 +22732 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 000a CLEAN 0x000016240000_NS +22733 clk cpu0 IT (22697) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22733 clk cpu0 R X3 0000000023000050 +22734 clk cpu0 IT (22698) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22734 clk cpu0 R X4 0000000000000001 +22735 clk cpu0 IT (22699) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22736 clk cpu0 IS (22700) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22737 clk cpu0 IT (22701) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22737 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23000050:000016240050_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22737 clk cpu0 R DC CVAC 00000000:23000050 +22737 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0002 CLEAN 0x000016240040_NS +22738 clk cpu0 IT (22702) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22738 clk cpu0 R X3 0000000023000090 +22739 clk cpu0 IT (22703) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22739 clk cpu0 R X4 0000000000000000 +22740 clk cpu0 IT (22704) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22741 clk cpu0 IT (22705) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22742 clk cpu0 IT (22706) 0004bfa0:00001004bfa0_NS d5033f9f O EL1h_n : DSB SY +22743 clk cpu0 IT (22707) 0004bfa4:00001004bfa4_NS d65f03c0 O EL1h_n : RET +22744 clk cpu0 IT (22708) 000111cc:0000100111cc_NS f94013fe O EL1h_n : LDR x30,[sp,#0x20] +22744 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00011bd4 +22744 clk cpu0 R X30 0000000000011BD4 +22745 clk cpu0 IT (22709) 000111d0:0000100111d0_NS 9100c3ff O EL1h_n : ADD sp,sp,#0x30 +22745 clk cpu0 R SP_EL1 0000000003700550 +22746 clk cpu0 IT (22710) 000111d4:0000100111d4_NS d65f03c0 O EL1h_n : RET +22747 clk cpu0 IT (22711) 00011bd4:000010011bd4_NS f9404fe0 O EL1h_n : LDR x0,[sp,#0x98] +22747 clk cpu0 MR8 037005e8:000000f005e8_NS 00000000_00000000 +22747 clk cpu0 R X0 0000000000000000 +22748 clk cpu0 IT (22712) 00011bd8:000010011bd8_NS f9404be1 O EL1h_n : LDR x1,[sp,#0x90] +22748 clk cpu0 MR8 037005e0:000000f005e0_NS 00000000_00000001 +22748 clk cpu0 R X1 0000000000000001 +22749 clk cpu0 IT (22713) 00011bdc:000010011bdc_NS 94024c16 O EL1h_n : BL 0xa4c34 +22749 clk cpu0 R X30 0000000000011BE0 +22750 clk cpu0 IT (22714) 000a4c34:0000100a4c34_NS f100041f O EL1h_n : CMP x0,#1 +22750 clk cpu0 R cpsr 820003c5 +22751 clk cpu0 IT (22715) 000a4c38:0000100a4c38_NS 5400006b O EL1h_n : B.LT 0xa4c44 +22752 clk cpu0 IT (22716) 000a4c44:0000100a4c44_NS d28000e0 O EL1h_n : MOV x0,#7 +22752 clk cpu0 R X0 0000000000000007 +22753 clk cpu0 IT (22717) 000a4c48:0000100a4c48_NS f2a005a0 O EL1h_n : MOVK x0,#0x2d,LSL #16 +22753 clk cpu0 R X0 00000000002D0007 +22754 clk cpu0 IT (22718) 000a4c4c:0000100a4c4c_NS aa0103e2 O EL1h_n : MOV x2,x1 +22754 clk cpu0 R X2 0000000000000001 +22755 clk cpu0 IT (22719) 000a4c50:0000100a4c50_NS d40000e1 O EL1h_n : SVC #7 +22755 clk cpu0 E 000a4c50:0000100a4c50_NS 00000084 CoreEvent_CURRENT_SPx_SYNC +22755 clk cpu0 R cpsr 820003c5 +22755 clk cpu0 R PMBIDR_EL1 00000030 +22755 clk cpu0 R ESR_EL1 56000007 +22755 clk cpu0 R SPSR_EL1 820003c5 +22755 clk cpu0 R TRBIDR_EL1 000000000000002b +22755 clk cpu0 R ELR_EL1 00000000000a4c54 +22756 clk cpu0 IT (22720) 00035200:000010035200_NS 14000181 O EL1h_n : B 0x35804 +22757 clk cpu0 IT (22721) 00035804:000010035804_NS d10403ff O EL1h_n : SUB sp,sp,#0x100 +22757 clk cpu0 R SP_EL1 0000000003700450 +22758 clk cpu0 IT (22722) 00035808:000010035808_NS a90007e0 O EL1h_n : STP x0,x1,[sp,#0] +22758 clk cpu0 MW8 03700450:000000f00450_NS 00000000_002d0007 +22758 clk cpu0 MW8 03700458:000000f00458_NS 00000000_00000001 +22759 clk cpu0 IT (22723) 0003580c:00001003580c_NS d5385200 O EL1h_n : MRS x0,ESR_EL1 +22759 clk cpu0 R X0 0000000056000007 +22760 clk cpu0 IT (22724) 00035810:000010035810_NS 531a7c01 O EL1h_n : LSR w1,w0,#26 +22760 clk cpu0 R X1 0000000000000015 +22761 clk cpu0 IT (22725) 00035814:000010035814_NS 7100543f O EL1h_n : CMP w1,#0x15 +22761 clk cpu0 R cpsr 620003c5 +22762 clk cpu0 IT (22726) 00035818:000010035818_NS 54000060 O EL1h_n : B.EQ 0x35824 +22763 clk cpu0 IT (22727) 00035824:000010035824_NS 53003c01 O EL1h_n : UXTH w1,w0 +22763 clk cpu0 R X1 0000000000000007 +22764 clk cpu0 IT (22728) 00035828:000010035828_NS 7100143f O EL1h_n : CMP w1,#5 +22764 clk cpu0 R cpsr 220003c5 +22765 clk cpu0 IS (22729) 0003582c:00001003582c_NS 5401572b O EL1h_n : B.LT 0x38310 +22766 clk cpu0 IT (22730) 00035830:000010035830_NS 7100283f O EL1h_n : CMP w1,#0xa +22766 clk cpu0 R cpsr 820003c5 +22767 clk cpu0 IS (22731) 00035834:000010035834_NS 540156ec O EL1h_n : B.GT 0x38310 +22768 clk cpu0 IT (22732) 00035838:000010035838_NS 7100203f O EL1h_n : CMP w1,#8 +22768 clk cpu0 R cpsr 820003c5 +22769 clk cpu0 IS (22733) 0003583c:00001003583c_NS 54015560 O EL1h_n : B.EQ 0x382e8 +22770 clk cpu0 IT (22734) 00035840:000010035840_NS 71001c3f O EL1h_n : CMP w1,#7 +22770 clk cpu0 R cpsr 620003c5 +22771 clk cpu0 IT (22735) 00035844:000010035844_NS 54000180 O EL1h_n : B.EQ 0x35874 +22772 clk cpu0 IT (22736) 00035874:000010035874_NS a94007e0 O EL1h_n : LDP x0,x1,[sp,#0] +22772 clk cpu0 MR8 03700450:000000f00450_NS 00000000_002d0007 +22772 clk cpu0 MR8 03700458:000000f00458_NS 00000000_00000001 +22772 clk cpu0 R X0 00000000002D0007 +22772 clk cpu0 R X1 0000000000000001 +22773 clk cpu0 IT (22737) 00035878:000010035878_NS 910403ff O EL1h_n : ADD sp,sp,#0x100 +22773 clk cpu0 R SP_EL1 0000000003700550 +22774 clk cpu0 IT (22738) 0003587c:00001003587c_NS f103bc3f O EL1h_n : CMP x1,#0xef +22774 clk cpu0 R cpsr 820003c5 +22775 clk cpu0 IT (22739) 00035880:000010035880_NS 54000061 O EL1h_n : B.NE 0x3588c +22776 clk cpu0 IT (22740) 0003588c:00001003588c_NS a9bf17e4 O EL1h_n : STP x4,x5,[sp,#-0x10]! +22776 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00000000 +22776 clk cpu0 MW8 03700548:000000f00548_NS 00000000_00000006 +22776 clk cpu0 R SP_EL1 0000000003700540 +22777 clk cpu0 IT (22741) 00035890:000010035890_NS a9bf07e0 O EL1h_n : STP x0,x1,[sp,#-0x10]! +22777 clk cpu0 MW8 03700530:000000f00530_NS 00000000_002d0007 +22777 clk cpu0 MW8 03700538:000000f00538_NS 00000000_00000001 +22777 clk cpu0 R SP_EL1 0000000003700530 +22778 clk cpu0 IT (22742) 00035894:000010035894_NS d2800005 O EL1h_n : MOV x5,#0 +22778 clk cpu0 R X5 0000000000000000 +22779 clk cpu0 IT (22743) 00035898:000010035898_NS d34d3401 O EL1h_n : UBFIZ x1,x0,#51,#14 +22779 clk cpu0 R X1 0000000000000000 +22780 clk cpu0 IT (22744) 0003589c:00001003589c_NS f100043f O EL1h_n : CMP x1,#1 +22780 clk cpu0 R cpsr 820003c5 +22781 clk cpu0 IT (22745) 000358a0:0000100358a0_NS a8c107e0 O EL1h_n : LDP x0,x1,[sp],#0x10 +22781 clk cpu0 MR8 03700530:000000f00530_NS 00000000_002d0007 +22781 clk cpu0 MR8 03700538:000000f00538_NS 00000000_00000001 +22781 clk cpu0 R SP_EL1 0000000003700540 +22781 clk cpu0 R X0 00000000002D0007 +22781 clk cpu0 R X1 0000000000000001 +22782 clk cpu0 IT (22746) 000358a4:0000100358a4_NS 54000381 O EL1h_n : B.NE 0x35914 +22783 clk cpu0 IT (22747) 00035914:000010035914_NS a9bf1fe6 O EL1h_n : STP x6,x7,[sp,#-0x10]! +22783 clk cpu0 MW8 03700530:000000f00530_NS 00000000_90000000 +22783 clk cpu0 MW8 03700538:000000f00538_NS 03ff8000_03ff8000 +22783 clk cpu0 R SP_EL1 0000000003700530 +22784 clk cpu0 IT (22748) 00035918:000010035918_NS aa0203e6 O EL1h_n : MOV x6,x2 +22784 clk cpu0 R X6 0000000000000001 +22785 clk cpu0 IT (22749) 0003591c:00001003591c_NS a9bf0fe2 O EL1h_n : STP x2,x3,[sp,#-0x10]! +22785 clk cpu0 MW8 03700520:000000f00520_NS 00000000_00000001 +22785 clk cpu0 MW8 03700528:000000f00528_NS 00000000_23000090 +22785 clk cpu0 R SP_EL1 0000000003700520 +22786 clk cpu0 IT (22750) 00035920:000010035920_NS a9bf7bfd O EL1h_n : STP x29,x30,[sp,#-0x10]! +22786 clk cpu0 MW8 03700510:000000f00510_NS ffffffff_fe00000f +22786 clk cpu0 MW8 03700518:000000f00518_NS 00000000_00011be0 +22786 clk cpu0 R SP_EL1 0000000003700510 +22787 clk cpu0 IT (22751) 00035924:000010035924_NS 530e3803 O EL1h_n : UBFIZ w3,w0,#18,#15 +22787 clk cpu0 R X3 0000000000000000 +22788 clk cpu0 IT (22752) 00035928:000010035928_NS 7100047f O EL1h_n : CMP w3,#1 +22788 clk cpu0 R cpsr 820003c5 +22789 clk cpu0 IS (22753) 0003592c:00001003592c_NS 540000c0 O EL1h_n : B.EQ 0x35944 +22790 clk cpu0 IT (22754) 00035930:000010035930_NS 531e7c03 O EL1h_n : LSR w3,w0,#30 +22790 clk cpu0 R X3 0000000000000000 +22791 clk cpu0 IT (22755) 00035934:000010035934_NS f100047f O EL1h_n : CMP x3,#1 +22791 clk cpu0 R cpsr 820003c5 +22792 clk cpu0 IS (22756) 00035938:000010035938_NS 540001e0 O EL1h_n : B.EQ 0x35974 +22793 clk cpu0 IT (22757) 0003593c:00001003593c_NS 580557e2 O EL1h_n : LDR x2,0x40438 +22793 clk cpu0 MR8 00040438:000010040438_NS 00000000_00035a00 +22793 clk cpu0 R X2 0000000000035A00 +22794 clk cpu0 IT (22758) 00035940:000010035940_NS 1400000e O EL1h_n : B 0x35978 +22795 clk cpu0 IT (22759) 00035978:000010035978_NS 530f7803 O EL1h_n : UBFX w3,w0,#15,#16 +22795 clk cpu0 R X3 000000000000005A +22796 clk cpu0 IT (22760) 0003597c:00001003597c_NS 12003863 O EL1h_n : AND w3,w3,#0x7fff +22796 clk cpu0 R X3 000000000000005A +22797 clk cpu0 IT (22761) 00035980:000010035980_NS d37df063 O EL1h_n : LSL x3,x3,#3 +22797 clk cpu0 R X3 00000000000002D0 +22798 clk cpu0 IT (22762) 00035984:000010035984_NS 8b030042 O EL1h_n : ADD x2,x2,x3 +22798 clk cpu0 R X2 0000000000035CD0 +22799 clk cpu0 IT (22763) 00035988:000010035988_NS f9400044 O EL1h_n : LDR x4,[x2,#0] +22799 clk cpu0 MR8 00035cd0:000010035cd0_NS 00000000_00036e1c +22799 clk cpu0 R X4 0000000000036E1C +22800 clk cpu0 IT (22764) 0003598c:00001003598c_NS d63f0080 O EL1h_n : BLR x4 +22800 clk cpu0 R cpsr 82000bc5 +22800 clk cpu0 R X30 0000000000035990 +22801 clk cpu0 IT (22765) 00036e1c:000010036e1c_NS d5389b40 O EL1h_n : MRS x0,s3_0_c9_c11_2 +22801 clk cpu0 R cpsr 820003c5 +22801 clk cpu0 R X0 0000000023002000 +22802 clk cpu0 IT (22766) 00036e20:000010036e20_NS f14008bf O EL1h_n : CMP x5,#2,LSL #12 +22802 clk cpu0 R cpsr 820003c5 +22803 clk cpu0 IT (22767) 00036e24:000010036e24_NS 54000041 O EL1h_n : B.NE 0x36e2c +22804 clk cpu0 IT (22768) 00036e2c:000010036e2c_NS d65f03c0 O EL1h_n : RET +22805 clk cpu0 IT (22769) 00035990:000010035990_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +22805 clk cpu0 MR8 03700510:000000f00510_NS ffffffff_fe00000f +22805 clk cpu0 MR8 03700518:000000f00518_NS 00000000_00011be0 +22805 clk cpu0 R SP_EL1 0000000003700520 +22805 clk cpu0 R X29 FFFFFFFFFE00000F +22805 clk cpu0 R X30 0000000000011BE0 +22806 clk cpu0 IT (22770) 00035994:000010035994_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +22806 clk cpu0 MR8 03700520:000000f00520_NS 00000000_00000001 +22806 clk cpu0 MR8 03700528:000000f00528_NS 00000000_23000090 +22806 clk cpu0 R SP_EL1 0000000003700530 +22806 clk cpu0 R X2 0000000000000001 +22806 clk cpu0 R X3 0000000023000090 +22807 clk cpu0 IT (22771) 00035998:000010035998_NS a8c11fe6 O EL1h_n : LDP x6,x7,[sp],#0x10 +22807 clk cpu0 MR8 03700530:000000f00530_NS 00000000_90000000 +22807 clk cpu0 MR8 03700538:000000f00538_NS 03ff8000_03ff8000 +22807 clk cpu0 R SP_EL1 0000000003700540 +22807 clk cpu0 R X6 0000000090000000 +22807 clk cpu0 R X7 03FF800003FF8000 +22808 clk cpu0 IT (22772) 0003599c:00001003599c_NS a8c117e4 O EL1h_n : LDP x4,x5,[sp],#0x10 +22808 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00000000 +22808 clk cpu0 MR8 03700548:000000f00548_NS 00000000_00000006 +22808 clk cpu0 R SP_EL1 0000000003700550 +22808 clk cpu0 R X4 0000000000000000 +22808 clk cpu0 R X5 0000000000000006 +22809 clk cpu0 IT (22773) 000359a0:0000100359a0_NS d69f03e0 O EL1h_n : ERET +22809 clk cpu0 R cpsr 820003c5 +22809 clk cpu0 R PMBIDR_EL1 00000030 +22809 clk cpu0 R TRBIDR_EL1 000000000000002b +22810 clk cpu0 IT (22774) 000a4c54:0000100a4c54_NS d65f03c0 O EL1h_n : RET +22811 clk cpu0 IT (22775) 00011be0:000010011be0_NS f9405fe9 O EL1h_n : LDR x9,[sp,#0xb8] +22811 clk cpu0 MR8 03700608:000000f00608_NS 00000000_03700700 +22811 clk cpu0 R X9 0000000003700700 +22812 clk cpu0 IT (22776) 00011be4:000010011be4_NS d280020a O EL1h_n : MOV x10,#0x10 +22812 clk cpu0 R X10 0000000000000010 +22813 clk cpu0 IT (22777) 00011be8:000010011be8_NS 8b0a0129 O EL1h_n : ADD x9,x9,x10 +22813 clk cpu0 R X9 0000000003700710 +22814 clk cpu0 IT (22778) 00011bec:000010011bec_NS 79400921 O EL1h_n : LDRH w1,[x9,#4] +22814 clk cpu0 MR2 03700714:000000f00714_NS 0399 +22814 clk cpu0 R X1 0000000000000399 +22815 clk cpu0 IT (22779) 00011bf0:000010011bf0_NS 97fffd6d O EL1h_n : BL 0x111a4 +22815 clk cpu0 R X30 0000000000011BF4 +22816 clk cpu0 IT (22780) 000111a4:0000100111a4_NS d100c3ff O EL1h_n : SUB sp,sp,#0x30 +22816 clk cpu0 R SP_EL1 0000000003700520 +22817 clk cpu0 IT (22781) 000111a8:0000100111a8_NS f90013fe O EL1h_n : STR x30,[sp,#0x20] +22817 clk cpu0 MW8 03700540:000000f00540_NS 00000000_00011bf4 +22818 clk cpu0 IT (22782) 000111ac:0000100111ac_NS f9000fe0 O EL1h_n : STR x0,[sp,#0x18] +22818 clk cpu0 MW8 03700538:000000f00538_NS 00000000_23002000 +22819 clk cpu0 IT (22783) 000111b0:0000100111b0_NS b90017e1 O EL1h_n : STR w1,[sp,#0x14] +22819 clk cpu0 MW4 03700534:000000f00534_NS 00000399 +22820 clk cpu0 IT (22784) 000111b4:0000100111b4_NS f9400fe8 O EL1h_n : LDR x8,[sp,#0x18] +22820 clk cpu0 MR8 03700538:000000f00538_NS 00000000_23002000 +22820 clk cpu0 R X8 0000000023002000 +22821 clk cpu0 IT (22785) 000111b8:0000100111b8_NS f90007e8 O EL1h_n : STR x8,[sp,#8] +22821 clk cpu0 MW8 03700528:000000f00528_NS 00000000_23002000 +22822 clk cpu0 IT (22786) 000111bc:0000100111bc_NS f94007e0 O EL1h_n : LDR x0,[sp,#8] +22822 clk cpu0 MR8 03700528:000000f00528_NS 00000000_23002000 +22822 clk cpu0 R X0 0000000023002000 +22823 clk cpu0 IT (22787) 000111c0:0000100111c0_NS b94017e9 O EL1h_n : LDR w9,[sp,#0x14] +22823 clk cpu0 MR4 03700534:000000f00534_NS 00000399 +22823 clk cpu0 R X9 0000000000000399 +22824 clk cpu0 IT (22788) 000111c4:0000100111c4_NS 2a0903e1 O EL1h_n : MOV w1,w9 +22824 clk cpu0 R X1 0000000000000399 +22825 clk cpu0 IT (22789) 000111c8:0000100111c8_NS 9400eb68 O EL1h_n : BL 0x4bf68 +22825 clk cpu0 R X30 00000000000111CC +22826 clk cpu0 IT (22790) 0004bf68:00001004bf68_NS d53b0022 O EL1h_n : MRS x2,CTR_EL0 +22826 clk cpu0 R X2 0000000084448004 +22827 clk cpu0 IT (22791) 0004bf6c:00001004bf6c_NS d3504c45 O EL1h_n : UBFIZ x5,x2,#48,#20 +22827 clk cpu0 R X5 0000000000000004 +22828 clk cpu0 IT (22792) 0004bf70:00001004bf70_NS 910008a5 O EL1h_n : ADD x5,x5,#2 +22828 clk cpu0 R X5 0000000000000006 +22829 clk cpu0 IT (22793) 0004bf74:00001004bf74_NS d2800024 O EL1h_n : MOV x4,#1 +22829 clk cpu0 R X4 0000000000000001 +22830 clk cpu0 IT (22794) 0004bf78:00001004bf78_NS 9ac52082 O EL1h_n : LSL x2,x4,x5 +22830 clk cpu0 R X2 0000000000000040 +22831 clk cpu0 IT (22795) 0004bf7c:00001004bf7c_NS 9ac52424 O EL1h_n : LSR x4,x1,x5 +22831 clk cpu0 R X4 000000000000000E +22832 clk cpu0 IT (22796) 0004bf80:00001004bf80_NS 91000484 O EL1h_n : ADD x4,x4,#1 +22832 clk cpu0 R X4 000000000000000F +22833 clk cpu0 IT (22797) 0004bf84:00001004bf84_NS aa0003e3 O EL1h_n : MOV x3,x0 +22833 clk cpu0 R X3 0000000023002000 +22834 clk cpu0 IT (22798) 0004bf88:00001004bf88_NS d5033f9f O EL1h_n : DSB SY +22835 clk cpu0 IS (22799) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22836 clk cpu0 IT (22800) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22836 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002000:000016242000_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22836 clk cpu0 R DC CVAC 00000000:23002000 +22836 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 CLEAN 0x000016242000_NS +22837 clk cpu0 IT (22801) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22837 clk cpu0 R X3 0000000023002040 +22838 clk cpu0 IT (22802) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22838 clk cpu0 R X4 000000000000000E +22839 clk cpu0 IT (22803) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22840 clk cpu0 IS (22804) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22841 clk cpu0 IT (22805) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22841 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002040:000016242040_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22841 clk cpu0 R DC CVAC 00000000:23002040 +22841 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0102 CLEAN 0x000016242040_NS +22842 clk cpu0 IT (22806) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22842 clk cpu0 R X3 0000000023002080 +22843 clk cpu0 IT (22807) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22843 clk cpu0 R X4 000000000000000D +22844 clk cpu0 IT (22808) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22845 clk cpu0 IS (22809) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22846 clk cpu0 IT (22810) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22846 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002080:000016242080_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22846 clk cpu0 R DC CVAC 00000000:23002080 +22846 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0105 CLEAN 0x000016242080_NS +22847 clk cpu0 IT (22811) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22847 clk cpu0 R X3 00000000230020C0 +22848 clk cpu0 IT (22812) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22848 clk cpu0 R X4 000000000000000C +22849 clk cpu0 IT (22813) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22850 clk cpu0 IS (22814) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22851 clk cpu0 IT (22815) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22851 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 230020c0:0000162420c0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22851 clk cpu0 R DC CVAC 00000000:230020c0 +22851 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0831 CLEAN 0x0000162420c0_NS +22852 clk cpu0 IT (22816) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22852 clk cpu0 R X3 0000000023002100 +22853 clk cpu0 IT (22817) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22853 clk cpu0 R X4 000000000000000B +22854 clk cpu0 IT (22818) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22855 clk cpu0 IS (22819) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22856 clk cpu0 IT (22820) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22856 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002100:000016242100_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22856 clk cpu0 R DC CVAC 00000000:23002100 +22856 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0109 CLEAN 0x000016242100_NS +22857 clk cpu0 IT (22821) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22857 clk cpu0 R X3 0000000023002140 +22858 clk cpu0 IT (22822) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22858 clk cpu0 R X4 000000000000000A +22859 clk cpu0 IT (22823) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22860 clk cpu0 IS (22824) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22861 clk cpu0 IT (22825) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22861 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002140:000016242140_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22861 clk cpu0 R DC CVAC 00000000:23002140 +22861 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010a CLEAN 0x000016242140_NS +22862 clk cpu0 IT (22826) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22862 clk cpu0 R X3 0000000023002180 +22863 clk cpu0 IT (22827) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22863 clk cpu0 R X4 0000000000000009 +22864 clk cpu0 IT (22828) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22865 clk cpu0 IS (22829) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22866 clk cpu0 IT (22830) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22866 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002180:000016242180_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22866 clk cpu0 R DC CVAC 00000000:23002180 +22866 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010c CLEAN 0x000016242180_NS +22867 clk cpu0 IT (22831) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22867 clk cpu0 R X3 00000000230021C0 +22868 clk cpu0 IT (22832) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22868 clk cpu0 R X4 0000000000000008 +22869 clk cpu0 IT (22833) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22870 clk cpu0 IS (22834) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22871 clk cpu0 IT (22835) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22871 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 230021c0:0000162421c0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22871 clk cpu0 R DC CVAC 00000000:230021c0 +22871 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 010e CLEAN 0x0000162421c0_NS +22872 clk cpu0 IT (22836) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22872 clk cpu0 R X3 0000000023002200 +22873 clk cpu0 IT (22837) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22873 clk cpu0 R X4 0000000000000007 +22874 clk cpu0 IT (22838) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22875 clk cpu0 IS (22839) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22876 clk cpu0 IT (22840) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22876 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002200:000016242200_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22876 clk cpu0 R DC CVAC 00000000:23002200 +22876 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0110 CLEAN 0x000016242200_NS +22877 clk cpu0 IT (22841) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22877 clk cpu0 R X3 0000000023002240 +22878 clk cpu0 IT (22842) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22878 clk cpu0 R X4 0000000000000006 +22879 clk cpu0 IT (22843) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22880 clk cpu0 IS (22844) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22881 clk cpu0 IT (22845) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22881 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002240:000016242240_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22881 clk cpu0 R DC CVAC 00000000:23002240 +22881 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0112 CLEAN 0x000016242240_NS +22882 clk cpu0 IT (22846) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22882 clk cpu0 R X3 0000000023002280 +22883 clk cpu0 IT (22847) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22883 clk cpu0 R X4 0000000000000005 +22884 clk cpu0 IT (22848) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22885 clk cpu0 IS (22849) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22886 clk cpu0 IT (22850) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22886 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002280:000016242280_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22886 clk cpu0 R DC CVAC 00000000:23002280 +22886 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0115 CLEAN 0x000016242280_NS +22887 clk cpu0 IT (22851) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22887 clk cpu0 R X3 00000000230022C0 +22888 clk cpu0 IT (22852) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22888 clk cpu0 R X4 0000000000000004 +22889 clk cpu0 IT (22853) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22890 clk cpu0 IS (22854) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22891 clk cpu0 IT (22855) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22891 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 230022c0:0000162422c0_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22891 clk cpu0 R DC CVAC 00000000:230022c0 +22891 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0117 CLEAN 0x0000162422c0_NS +22892 clk cpu0 IT (22856) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22892 clk cpu0 R X3 0000000023002300 +22893 clk cpu0 IT (22857) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22893 clk cpu0 R X4 0000000000000003 +22894 clk cpu0 IT (22858) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22895 clk cpu0 IS (22859) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22896 clk cpu0 IT (22860) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22896 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002300:000016242300_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22896 clk cpu0 R DC CVAC 00000000:23002300 +22896 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0119 CLEAN 0x000016242300_NS +22897 clk cpu0 IT (22861) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22897 clk cpu0 R X3 0000000023002340 +22898 clk cpu0 IT (22862) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22898 clk cpu0 R X4 0000000000000002 +22899 clk cpu0 IT (22863) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22900 clk cpu0 IS (22864) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22901 clk cpu0 IT (22865) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22901 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002340:000016242340_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22901 clk cpu0 R DC CVAC 00000000:23002340 +22901 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011a CLEAN 0x000016242340_NS +22902 clk cpu0 IT (22866) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22902 clk cpu0 R X3 0000000023002380 +22903 clk cpu0 IT (22867) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22903 clk cpu0 R X4 0000000000000001 +22904 clk cpu0 IT (22868) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22905 clk cpu0 IS (22869) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22906 clk cpu0 IT (22870) 0004bf90:00001004bf90_NS d50b7a23 O EL1h_n : DC CVAC,x3 +22906 clk cpu0 CACHE MAINTENANCE Data cache Clean By MVA to PoC 23002380:000016242380_NS 16K Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate +22906 clk cpu0 R DC CVAC 00000000:23002380 +22906 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 011d CLEAN 0x000016242380_NS +22907 clk cpu0 IT (22871) 0004bf94:00001004bf94_NS 8b020063 O EL1h_n : ADD x3,x3,x2 +22907 clk cpu0 R X3 00000000230023C0 +22908 clk cpu0 IT (22872) 0004bf98:00001004bf98_NS d1000484 O EL1h_n : SUB x4,x4,#1 +22908 clk cpu0 R X4 0000000000000000 +22909 clk cpu0 IT (22873) 0004bf9c:00001004bf9c_NS 17fffffc O EL1h_n : B 0x4bf8c +22910 clk cpu0 IT (22874) 0004bf8c:00001004bf8c_NS b40000a4 O EL1h_n : CBZ x4,0x4bfa0 +22911 clk cpu0 IT (22875) 0004bfa0:00001004bfa0_NS d5033f9f O EL1h_n : DSB SY +22912 clk cpu0 IT (22876) 0004bfa4:00001004bfa4_NS d65f03c0 O EL1h_n : RET +22913 clk cpu0 IT (22877) 000111cc:0000100111cc_NS f94013fe O EL1h_n : LDR x30,[sp,#0x20] +22913 clk cpu0 MR8 03700540:000000f00540_NS 00000000_00011bf4 +22913 clk cpu0 R X30 0000000000011BF4 +22914 clk cpu0 IT (22878) 000111d0:0000100111d0_NS 9100c3ff O EL1h_n : ADD sp,sp,#0x30 +22914 clk cpu0 R SP_EL1 0000000003700550 +22915 clk cpu0 IT (22879) 000111d4:0000100111d4_NS d65f03c0 O EL1h_n : RET +22916 clk cpu0 IT (22880) 00011bf4:000010011bf4_NS f9405be0 O EL1h_n : LDR x0,[sp,#0xb0] +22916 clk cpu0 MR8 03700600:000000f00600_NS 00000000_23000088 +22916 clk cpu0 R X0 0000000023000088 +22917 clk cpu0 IT (22881) 00011bf8:000010011bf8_NS f94063fe O EL1h_n : LDR x30,[sp,#0xc0] +22917 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00011180 +22917 clk cpu0 R X30 0000000000011180 +22918 clk cpu0 IT (22882) 00011bfc:000010011bfc_NS 910343ff O EL1h_n : ADD sp,sp,#0xd0 +22918 clk cpu0 R SP_EL1 0000000003700620 +22919 clk cpu0 IT (22883) 00011c00:000010011c00_NS d65f03c0 O EL1h_n : RET +22920 clk cpu0 IT (22884) 00011180:000010011180_NS f94043e8 O EL1h_n : LDR x8,[sp,#0x80] +22920 clk cpu0 MR8 037006a0:000000f006a0_NS 00000000_03008530 +22920 clk cpu0 R X8 0000000003008530 +22921 clk cpu0 IT (22885) 00011184:000010011184_NS f9000100 O EL1h_n : STR x0,[x8,#0] +22921 clk cpu0 MW8 03008530:000000808530_NS 00000000_23000088 +22922 clk cpu0 IT (22886) 00011188:000010011188_NS 9000000a O EL1h_n : ADRP x10,0x11188 +22922 clk cpu0 R X10 0000000000011000 +22923 clk cpu0 IT (22887) 0001118c:00001001118c_NS 9134314a O EL1h_n : ADD x10,x10,#0xd0c +22923 clk cpu0 R X10 0000000000011D0C +22924 clk cpu0 IT (22888) 00011190:000010011190_NS d63f0140 O EL1h_n : BLR x10 +22924 clk cpu0 R cpsr 82000bc5 +22924 clk cpu0 R X30 0000000000011194 +22924 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e8 ALLOC 0x000010011d00_NS +22924 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0740 ALLOC 0x000010011d00_NS +22925 clk cpu0 IT (22889) 00011d0c:000010011d0c_NS d10083ff O EL1h_n : SUB sp,sp,#0x20 +22925 clk cpu0 R cpsr 820003c5 +22925 clk cpu0 R SP_EL1 0000000003700600 +22926 clk cpu0 IT (22890) 00011d10:000010011d10_NS f9000bfe O EL1h_n : STR x30,[sp,#0x10] +22926 clk cpu0 MW8 03700610:000000f00610_NS 00000000_00011194 +22927 clk cpu0 IT (22891) 00011d14:000010011d14_NS 52800020 O EL1h_n : MOV w0,#1 +22927 clk cpu0 R X0 0000000000000001 +22928 clk cpu0 IT (22892) 00011d18:000010011d18_NS 52800108 O EL1h_n : MOV w8,#8 +22928 clk cpu0 R X8 0000000000000008 +22929 clk cpu0 IT (22893) 00011d1c:000010011d1c_NS b9000fe0 O EL1h_n : STR w0,[sp,#0xc] +22929 clk cpu0 MW4 0370060c:000000f0060c_NS 00000001 +22930 clk cpu0 IT (22894) 00011d20:000010011d20_NS b9000be8 O EL1h_n : STR w8,[sp,#8] +22930 clk cpu0 MW4 03700608:000000f00608_NS 00000008 +22931 clk cpu0 IT (22895) 00011d24:000010011d24_NS 97fffd44 O EL1h_n : BL 0x11234 +22931 clk cpu0 R X30 0000000000011D28 +22932 clk cpu0 IT (22896) 00011234:000010011234_NS d2a2c480 O EL1h_n : MOV x0,#0x16240000 +22932 clk cpu0 R X0 0000000016240000 +22933 clk cpu0 IT (22897) 00011238:000010011238_NS d65f03c0 O EL1h_n : RET +22934 clk cpu0 IT (22898) 00011d28:000010011d28_NS 97ffffd4 O EL1h_n : BL 0x11c78 +22934 clk cpu0 R X30 0000000000011D2C +22934 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e2 ALLOC 0x000010011c40_NS +22934 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0710 ALLOC 0x000010011c40_NS +22935 clk cpu0 IT (22899) 00011c78:000010011c78_NS a9bf7bf3 O EL1h_n : STP x19,x30,[sp,#-0x10]! +22935 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_062160a2 +22935 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00011d2c +22935 clk cpu0 R SP_EL1 00000000037005F0 +22936 clk cpu0 IT (22900) 00011c7c:000010011c7c_NS 90018188 O EL1h_n : ADRP x8,0x3041c7c +22936 clk cpu0 R X8 0000000003041000 +22936 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e4 ALLOC 0x000010011c80_NS +22936 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0720 ALLOC 0x000010011c80_NS +22937 clk cpu0 IT (22901) 00011c80:000010011c80_NS b948f908 O EL1h_n : LDR w8,[x8,#0x8f8] +22937 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +22937 clk cpu0 R X8 0000000000000000 +22938 clk cpu0 IT (22902) 00011c84:000010011c84_NS aa0003e1 O EL1h_n : MOV x1,x0 +22938 clk cpu0 R X1 0000000016240000 +22939 clk cpu0 IT (22903) 00011c88:000010011c88_NS 7100051f O EL1h_n : CMP w8,#1 +22939 clk cpu0 R cpsr 820003c5 +22940 clk cpu0 IS (22904) 00011c8c:000010011c8c_NS 540000e0 O EL1h_n : B.EQ 0x11ca8 +22941 clk cpu0 IS (22905) 00011c90:000010011c90_NS 350001e8 O EL1h_n : CBNZ w8,0x11ccc +22942 clk cpu0 IT (22906) 00011c94:000010011c94_NS b0031028 O EL1h_n : ADRP x8,0x6216c94 +22942 clk cpu0 R X8 0000000006216000 +22943 clk cpu0 IT (22907) 00011c98:000010011c98_NS f9407108 O EL1h_n : LDR x8,[x8,#0xe0] +22943 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +22943 clk cpu0 R X8 0000000013000000 +22944 clk cpu0 IT (22908) 00011c9c:000010011c9c_NS 52822309 O EL1h_n : MOV w9,#0x1118 +22944 clk cpu0 R X9 0000000000001118 +22945 clk cpu0 IT (22909) 00011ca0:000010011ca0_NS 8b090100 O EL1h_n : ADD x0,x8,x9 +22945 clk cpu0 R X0 0000000013001118 +22946 clk cpu0 IT (22910) 00011ca4:000010011ca4_NS 14000009 O EL1h_n : B 0x11cc8 +22946 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00e6 ALLOC 0x000010011cc0_NS +22946 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0730 ALLOC 0x000010011cc0_NS +22947 clk cpu0 IT (22911) 00011cc8:000010011cc8_NS 94024f70 O EL1h_n : BL 0xa5a88 +22947 clk cpu0 R X30 0000000000011CCC +22947 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00d5 ALLOC 0x0000100a5a80_NS +22947 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 16a0 ALLOC 0x0000100a5a80_NS +22948 clk cpu0 IT (22912) 000a5a88:0000100a5a88_NS f9000001 O EL1h_n : STR x1,[x0,#0] +22948 clk cpu0 MW8 13001118:000013001118_NS 00000000_16240000 +22949 clk cpu0 IT (22913) 000a5a8c:0000100a5a8c_NS d65f03c0 O EL1h_n : RET +22950 clk cpu0 IT (22914) 00011ccc:000010011ccc_NS d5033f9f O EL1h_n : DSB SY +22951 clk cpu0 IT (22915) 00011cd0:000010011cd0_NS a8c17bf3 O EL1h_n : LDP x19,x30,[sp],#0x10 +22951 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_062160a2 +22951 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00011d2c +22951 clk cpu0 R SP_EL1 0000000003700600 +22951 clk cpu0 R X19 00000000062160A2 +22951 clk cpu0 R X30 0000000000011D2C +22952 clk cpu0 IT (22916) 00011cd4:000010011cd4_NS d65f03c0 O EL1h_n : RET +22953 clk cpu0 IT (22917) 00011d2c:000010011d2c_NS b9400fe0 O EL1h_n : LDR w0,[sp,#0xc] +22953 clk cpu0 MR4 0370060c:000000f0060c_NS 00000001 +22953 clk cpu0 R X0 0000000000000001 +22954 clk cpu0 IT (22918) 00011d30:000010011d30_NS 97ffffea O EL1h_n : BL 0x11cd8 +22954 clk cpu0 R X30 0000000000011D34 +22955 clk cpu0 IT (22919) 00011cd8:000010011cd8_NS f81f0ffe O EL1h_n : STR x30,[sp,#-0x10]! +22955 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_00011d34 +22955 clk cpu0 R SP_EL1 00000000037005F0 +22956 clk cpu0 IT (22920) 00011cdc:000010011cdc_NS 90018188 O EL1h_n : ADRP x8,0x3041cdc +22956 clk cpu0 R X8 0000000003041000 +22957 clk cpu0 IT (22921) 00011ce0:000010011ce0_NS b948f908 O EL1h_n : LDR w8,[x8,#0x8f8] +22957 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +22957 clk cpu0 R X8 0000000000000000 +22958 clk cpu0 IT (22922) 00011ce4:000010011ce4_NS 34000088 O EL1h_n : CBZ w8,0x11cf4 +22959 clk cpu0 IT (22923) 00011cf4:000010011cf4_NS b0031028 O EL1h_n : ADRP x8,0x6216cf4 +22959 clk cpu0 R X8 0000000006216000 +22960 clk cpu0 IT (22924) 00011cf8:000010011cf8_NS f9407108 O EL1h_n : LDR x8,[x8,#0xe0] +22960 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +22960 clk cpu0 R X8 0000000013000000 +22961 clk cpu0 IT (22925) 00011cfc:000010011cfc_NS b9111500 O EL1h_n : STR w0,[x8,#0x1114] +22961 clk cpu0 TTW DTLB LPAE 1:0 00002c190000 0000000050210003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000050210000 +22961 clk cpu0 TTW DTLB LPAE 1:1 000050210000 0000000060410003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x0000000060410000 +22961 clk cpu0 TTW DTLB LPAE 1:2 000060410088 000000002c1c0003 : TABLE PXN=0 XN=0 AP=0 NS=0 ADDR=0x000000002c1c0000 +22961 clk cpu0 TTW DTLB LPAE 1:3 00002c1c2000 0000000016240463 : BLOCK ATTRIDX=0 NS=1 AP=1 SH=0 AF=1 nG=0 16E=0 PXN=0 XN=0 ADDR=0x0000000016240000 +22961 clk cpu0 MW4 13001114:000013001114_NS 00000001 +22961 clk cpu0 TLB FILL cpu.cpu0.DTLB 16K 0x23000000 EL3_s, nG asid=0:0x0016240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +22961 clk cpu0 TLB FILL cpu.cpu0.S1TLB 16K 0x23000000 EL3_s, nG asid=0:0x0016240000_NS Normal NonShareable Inner=WriteBackWriteAllocate Outer=WriteBackWriteAllocate xn=0 pxn=0 ContiguousHint=0 +22962 clk cpu0 IT (22926) 00011d00:000010011d00_NS d5033f9f O EL1h_n : DSB SY +22963 clk cpu0 IT (22927) 00011d04:000010011d04_NS f84107fe O EL1h_n : LDR x30,[sp],#0x10 +22963 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_00011d34 +22963 clk cpu0 R SP_EL1 0000000003700600 +22963 clk cpu0 R X30 0000000000011D34 +22964 clk cpu0 IT (22928) 00011d08:000010011d08_NS d65f03c0 O EL1h_n : RET +22965 clk cpu0 IT (22929) 00011d34:000010011d34_NS b9400be0 O EL1h_n : LDR w0,[sp,#8] +22965 clk cpu0 MR4 03700608:000000f00608_NS 00000008 +22965 clk cpu0 R X0 0000000000000008 +22966 clk cpu0 IT (22930) 00011d38:000010011d38_NS b9400be1 O EL1h_n : LDR w1,[sp,#8] +22966 clk cpu0 MR4 03700608:000000f00608_NS 00000008 +22966 clk cpu0 R X1 0000000000000008 +22967 clk cpu0 IT (22931) 00011d3c:000010011d3c_NS 97ffffc1 O EL1h_n : BL 0x11c40 +22967 clk cpu0 R X30 0000000000011D40 +22968 clk cpu0 IT (22932) 00011c40:000010011c40_NS f81e0ff4 O EL1h_n : STR x20,[sp,#-0x20]! +22968 clk cpu0 MW8 037005e0:000000f005e0_NS ff83ff83_ff83ff83 +22968 clk cpu0 R SP_EL1 00000000037005E0 +22969 clk cpu0 IT (22933) 00011c44:000010011c44_NS a9017bf3 O EL1h_n : STP x19,x30,[sp,#0x10] +22969 clk cpu0 MW8 037005f0:000000f005f0_NS 00000000_062160a2 +22969 clk cpu0 MW8 037005f8:000000f005f8_NS 00000000_00011d40 +22970 clk cpu0 IT (22934) 00011c48:000010011c48_NS 2a0103f3 O EL1h_n : MOV w19,w1 +22970 clk cpu0 R X19 0000000000000008 +22971 clk cpu0 IT (22935) 00011c4c:000010011c4c_NS 2a0003f4 O EL1h_n : MOV w20,w0 +22971 clk cpu0 R X20 0000000000000008 +22972 clk cpu0 IT (22936) 00011c50:000010011c50_NS b9000fff O EL1h_n : STR wzr,[sp,#0xc] +22972 clk cpu0 MW4 037005ec:000000f005ec_NS 00000000 +22973 clk cpu0 IT (22937) 00011c54:000010011c54_NS 97ffffec O EL1h_n : BL 0x11c04 +22973 clk cpu0 R X30 0000000000011C58 +22974 clk cpu0 IT (22938) 00011c04:000010011c04_NS b0031028 O EL1h_n : ADRP x8,0x6216c04 +22974 clk cpu0 R X8 0000000006216000 +22975 clk cpu0 IT (22939) 00011c08:000010011c08_NS f9407108 O EL1h_n : LDR x8,[x8,#0xe0] +22975 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +22975 clk cpu0 R X8 0000000013000000 +22976 clk cpu0 IT (22940) 00011c0c:000010011c0c_NS 90018189 O EL1h_n : ADRP x9,0x3041c0c +22976 clk cpu0 R X9 0000000003041000 +22977 clk cpu0 IT (22941) 00011c10:000010011c10_NS b9511500 O EL1h_n : LDR w0,[x8,#0x1114] +22977 clk cpu0 MR4 13001114:000013001114_NS 0002a808 +22977 clk cpu0 R X0 000000000002A808 +22978 clk cpu0 IT (22942) 00011c14:000010011c14_NS b948f928 O EL1h_n : LDR w8,[x9,#0x8f8] +22978 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +22978 clk cpu0 R X8 0000000000000000 +22979 clk cpu0 IT (22943) 00011c18:000010011c18_NS 7100051f O EL1h_n : CMP w8,#1 +22979 clk cpu0 R cpsr 820003c5 +22980 clk cpu0 IT (22944) 00011c1c:000010011c1c_NS 54000041 O EL1h_n : B.NE 0x11c24 +22981 clk cpu0 IT (22945) 00011c24:000010011c24_NS d65f03c0 O EL1h_n : RET +22982 clk cpu0 IT (22946) 00011c58:000010011c58_NS b9000fe0 O EL1h_n : STR w0,[sp,#0xc] +22982 clk cpu0 MW4 037005ec:000000f005ec_NS 0002a808 +22983 clk cpu0 IT (22947) 00011c5c:000010011c5c_NS b9400fe8 O EL1h_n : LDR w8,[sp,#0xc] +22983 clk cpu0 MR4 037005ec:000000f005ec_NS 0002a808 +22983 clk cpu0 R X8 000000000002A808 +22984 clk cpu0 IT (22948) 00011c60:000010011c60_NS 0a130108 O EL1h_n : AND w8,w8,w19 +22984 clk cpu0 R X8 0000000000000008 +22985 clk cpu0 IT (22949) 00011c64:000010011c64_NS 6b14011f O EL1h_n : CMP w8,w20 +22985 clk cpu0 R cpsr 620003c5 +22986 clk cpu0 IS (22950) 00011c68:000010011c68_NS 54ffff61 O EL1h_n : B.NE 0x11c54 +22987 clk cpu0 IT (22951) 00011c6c:000010011c6c_NS a9417bf3 O EL1h_n : LDP x19,x30,[sp,#0x10] +22987 clk cpu0 MR8 037005f0:000000f005f0_NS 00000000_062160a2 +22987 clk cpu0 MR8 037005f8:000000f005f8_NS 00000000_00011d40 +22987 clk cpu0 R X19 00000000062160A2 +22987 clk cpu0 R X30 0000000000011D40 +22988 clk cpu0 IT (22952) 00011c70:000010011c70_NS f84207f4 O EL1h_n : LDR x20,[sp],#0x20 +22988 clk cpu0 MR8 037005e0:000000f005e0_NS ff83ff83_ff83ff83 +22988 clk cpu0 R SP_EL1 0000000003700600 +22988 clk cpu0 R X20 FF83FF83FF83FF83 +22989 clk cpu0 IT (22953) 00011c74:000010011c74_NS d65f03c0 O EL1h_n : RET +22989 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00ea ALLOC 0x000010011d40_NS +22989 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0750 ALLOC 0x000010011d40_NS +22990 clk cpu0 IT (22954) 00011d40:000010011d40_NS f9400bfe O EL1h_n : LDR x30,[sp,#0x10] +22990 clk cpu0 MR8 03700610:000000f00610_NS 00000000_00011194 +22990 clk cpu0 R X30 0000000000011194 +22991 clk cpu0 IT (22955) 00011d44:000010011d44_NS 910083ff O EL1h_n : ADD sp,sp,#0x20 +22991 clk cpu0 R SP_EL1 0000000003700620 +22992 clk cpu0 IT (22956) 00011d48:000010011d48_NS d65f03c0 O EL1h_n : RET +22993 clk cpu0 IT (22957) 00011194:000010011194_NS 914403ff O EL1h_n : ADD sp,sp,#0x100,LSL #12 +22993 clk cpu0 R SP_EL1 0000000003800620 +22994 clk cpu0 IT (22958) 00011198:000010011198_NS 910683ff O EL1h_n : ADD sp,sp,#0x1a0 +22994 clk cpu0 R SP_EL1 00000000038007C0 +22995 clk cpu0 IT (22959) 0001119c:00001001119c_NS a8c17bfc O EL1h_n : LDP x28,x30,[sp],#0x10 +22995 clk cpu0 MR8 038007c0:0000108007c0_NS ff7fff7f_ff7fff7f +22995 clk cpu0 MR8 038007c8:0000108007c8_NS 00000000_0003d808 +22995 clk cpu0 R SP_EL1 00000000038007D0 +22995 clk cpu0 R X28 FF7FFF7FFF7FFF7F +22995 clk cpu0 R X30 000000000003D808 +22996 clk cpu0 IT (22960) 000111a0:0000100111a0_NS d65f03c0 O EL1h_n : RET +22996 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 INVAL 0x000010035800_NS +22996 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c1 ALLOC 0x00001003d800_NS +22997 clk cpu0 IT (22961) 0003d808:00001003d808_NS a8c13bed O EL1h_n : LDP x13,x14,[sp],#0x10 +22997 clk cpu0 MR8 038007d0:0000108007d0_NS 00000000_00000032 +22997 clk cpu0 MR8 038007d8:0000108007d8_NS 00000000_00000000 +22997 clk cpu0 R SP_EL1 00000000038007E0 +22997 clk cpu0 R X13 0000000000000032 +22997 clk cpu0 R X14 0000000000000000 +22998 clk cpu0 IT (22962) 0003d80c:00001003d80c_NS a8c17bfd O EL1h_n : LDP x29,x30,[sp],#0x10 +22998 clk cpu0 MR8 038007e0:0000108007e0_NS ffffffff_fe00000f +22998 clk cpu0 MR8 038007e8:0000108007e8_NS 00000000_0009d850 +22998 clk cpu0 R SP_EL1 00000000038007F0 +22998 clk cpu0 R X29 FFFFFFFFFE00000F +22998 clk cpu0 R X30 000000000009D850 +22999 clk cpu0 IT (22963) 0003d810:00001003d810_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +22999 clk cpu0 MR8 038007f0:0000108007f0_NS 00000000_000a723c +22999 clk cpu0 MR8 038007f8:0000108007f8_NS 00000000_600003c0 +22999 clk cpu0 R SP_EL1 0000000003800800 +22999 clk cpu0 R X2 00000000000A723C +22999 clk cpu0 R X3 00000000600003C0 +23000 clk cpu0 IT (22964) 0003d814:00001003d814_NS d5184022 O EL1h_n : MSR ELR_EL1,x2 +23000 clk cpu0 R ELR_EL1 00000000:000a723c +23001 clk cpu0 IT (22965) 0003d818:00001003d818_NS d5184003 O EL1h_n : MSR SPSR_el1,x3 +23001 clk cpu0 R SPSR_EL1 00000000:600003c0 +23002 clk cpu0 IT (22966) 0003d81c:00001003d81c_NS a8c10fe2 O EL1h_n : LDP x2,x3,[sp],#0x10 +23002 clk cpu0 MR8 03800800:000010800800_NS 00000000_00000001 +23002 clk cpu0 MR8 03800808:000010800808_NS 00000000_00000002 +23002 clk cpu0 R SP_EL1 0000000003800810 +23002 clk cpu0 R X2 0000000000000001 +23002 clk cpu0 R X3 0000000000000002 +23003 clk cpu0 IT (22967) 0003d820:00001003d820_NS d69f03e0 O EL1h_n : ERET +23003 clk cpu0 E 00000000 EL0t 00000019 CoreEvent_ModeChange +23003 clk cpu0 R cpsr 600003c0 +23003 clk cpu0 R PMBIDR_EL1 00000020 +23003 clk cpu0 R TRBIDR_EL1 000000000000002b +23003 clk cpu0 SIGNAL: SIGNAL=DebugReset STATE=N +23003 clk cpu0 SIGNAL: SIGNAL=ResetHold STATE=N +23004 clk cpu0 IT (22968) 000a723c:0000100a723c_NS d65f03c0 O EL0t_n : RET +23004 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 INVAL 0x000010035840_NS +23004 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00c2 ALLOC 0x00001009d840_NS +23005 clk cpu0 IT (22969) 0009d850:00001009d850_NS aa1303e0 O EL0t_n : MOV x0,x19 +23005 clk cpu0 R X0 00000000062160A2 +23006 clk cpu0 IT (22970) 0009d854:00001009d854_NS 97ffec42 O EL0t_n : BL 0x9895c +23006 clk cpu0 R X30 000000000009D858 +23007 clk cpu0 IT (22971) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +23007 clk cpu0 R X8 0000000006216000 +23008 clk cpu0 IT (22972) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23008 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23008 clk cpu0 R X8 0000000000000001 +23009 clk cpu0 IT (22973) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +23009 clk cpu0 R cpsr 800003c0 +23010 clk cpu0 IT (22974) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +23011 clk cpu0 IT (22975) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +23012 clk cpu0 IT (22976) 0009d858:00001009d858_NS 97fff6e1 O EL0t_n : BL 0x9b3dc +23012 clk cpu0 R X30 000000000009D85C +23012 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019f INVAL 0x00001009f3c0_NS +23012 clk cpu0 CACHE cpu.cpu0.l1icache LINE 019f ALLOC 0x00001009b3c0_NS +23012 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0cf1 ALLOC 0x00001009b3c0_NS +23013 clk cpu0 IT (22977) 0009b3dc:00001009b3dc_NS a9ba6ffc O EL0t_n : STP x28,x27,[sp,#-0x60]! +23013 clk cpu0 MW8 03045890:000000845890_NS ff7fff7f_ff7fff7f +23013 clk cpu0 MW8 03045898:000000845898_NS 00010001_00010001 +23013 clk cpu0 R SP_EL0 0000000003045890 +23014 clk cpu0 IT (22978) 0009b3e0:00001009b3e0_NS d0017c68 O EL0t_n : ADRP x8,0x30293e0 +23014 clk cpu0 R X8 0000000003029000 +23015 clk cpu0 IT (22979) 0009b3e4:00001009b3e4_NS b9473109 O EL0t_n : LDR w9,[x8,#0x730] +23015 clk cpu0 MR4 03029730:000000829730_NS 00000000 +23015 clk cpu0 R X9 0000000000000000 +23016 clk cpu0 IT (22980) 0009b3e8:00001009b3e8_NS a90167fa O EL0t_n : STP x26,x25,[sp,#0x10] +23016 clk cpu0 MW8 030458a0:0000008458a0_NS ffe000ff_ffe000ff +23016 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_0000003c +23017 clk cpu0 IT (22981) 0009b3ec:00001009b3ec_NS a9025ff8 O EL0t_n : STP x24,x23,[sp,#0x20] +23017 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_00007c00 +23017 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_00000000 +23018 clk cpu0 IT (22982) 0009b3f0:00001009b3f0_NS a90357f6 O EL0t_n : STP x22,x21,[sp,#0x30] +23018 clk cpu0 MW8 030458c0:0000008458c0_NS 00000000_90000000 +23018 clk cpu0 MW8 030458c8:0000008458c8_NS 00000000_02f00028 +23019 clk cpu0 IT (22983) 0009b3f4:00001009b3f4_NS a9044ff4 O EL0t_n : STP x20,x19,[sp,#0x40] +23019 clk cpu0 MW8 030458d0:0000008458d0_NS ff83ff83_ff83ff83 +23019 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_062160a2 +23020 clk cpu0 IT (22984) 0009b3f8:00001009b3f8_NS a9057bfd O EL0t_n : STP x29,x30,[sp,#0x50] +23020 clk cpu0 MW8 030458e0:0000008458e0_NS ffffffff_fe00000f +23020 clk cpu0 MW8 030458e8:0000008458e8_NS 00000000_0009d85c +23021 clk cpu0 IT (22985) 0009b3fc:00001009b3fc_NS 34000109 O EL0t_n : CBZ w9,0x9b41c +23021 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a0 INVAL 0x000010093400_NS +23021 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a0 ALLOC 0x00001009b400_NS +23021 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d01 ALLOC 0x00001009b400_NS +23022 clk cpu0 IT (22986) 0009b41c:00001009b41c_NS f0030bc9 O EL0t_n : ADRP x9,0x621641c +23022 clk cpu0 R X9 0000000006216000 +23023 clk cpu0 IT (22987) 0009b420:00001009b420_NS f0030bd9 O EL0t_n : ADRP x25,0x6216420 +23023 clk cpu0 R X25 0000000006216000 +23024 clk cpu0 IT (22988) 0009b424:00001009b424_NS b940f92a O EL0t_n : LDR w10,[x9,#0xf8] +23024 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +23024 clk cpu0 R X10 0000000000000003 +23025 clk cpu0 IT (22989) 0009b428:00001009b428_NS b9405329 O EL0t_n : LDR w9,[x25,#0x50] +23025 clk cpu0 MR4 06216050:000015216050_NS 00000002 +23025 clk cpu0 R X9 0000000000000002 +23026 clk cpu0 IT (22990) 0009b42c:00001009b42c_NS 5280002b O EL0t_n : MOV w11,#1 +23026 clk cpu0 R X11 0000000000000001 +23027 clk cpu0 IT (22991) 0009b430:00001009b430_NS b907310b O EL0t_n : STR w11,[x8,#0x730] +23027 clk cpu0 MW4 03029730:000000829730_NS 00000001 +23028 clk cpu0 IS (22992) 0009b434:00001009b434_NS 3400050a O EL0t_n : CBZ w10,0x9b4d4 +23029 clk cpu0 IS (22993) 0009b438:00001009b438_NS 34fffe49 O EL0t_n : CBZ w9,0x9b400 +23030 clk cpu0 IT (22994) 0009b43c:00001009b43c_NS f0030bda O EL0t_n : ADRP x26,0x621643c +23030 clk cpu0 R X26 0000000006216000 +23030 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a3 ALLOC 0x00001009b440_NS +23030 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d11 ALLOC 0x00001009b440_NS +23031 clk cpu0 IT (22995) 0009b440:00001009b440_NS d0fffd94 O EL0t_n : ADRP x20,0x4d440 +23031 clk cpu0 R X20 000000000004D000 +23032 clk cpu0 IT (22996) 0009b444:00001009b444_NS b0fffd95 O EL0t_n : ADRP x21,0x4c444 +23032 clk cpu0 R X21 000000000004C000 +23033 clk cpu0 IT (22997) 0009b448:00001009b448_NS d0fffd96 O EL0t_n : ADRP x22,0x4d448 +23033 clk cpu0 R X22 000000000004D000 +23034 clk cpu0 IT (22998) 0009b44c:00001009b44c_NS d0fffd97 O EL0t_n : ADRP x23,0x4d44c +23034 clk cpu0 R X23 000000000004D000 +23035 clk cpu0 IT (22999) 0009b450:00001009b450_NS d0fffd98 O EL0t_n : ADRP x24,0x4d450 +23035 clk cpu0 R X24 000000000004D000 +23036 clk cpu0 IT (23000) 0009b454:00001009b454_NS aa1f03f3 O EL0t_n : MOV x19,xzr +23036 clk cpu0 R X19 0000000000000000 +23037 clk cpu0 IT (23001) 0009b458:00001009b458_NS 9100d35a O EL0t_n : ADD x26,x26,#0x34 +23037 clk cpu0 R X26 0000000006216034 +23038 clk cpu0 IT (23002) 0009b45c:00001009b45c_NS 91033294 O EL0t_n : ADD x20,x20,#0xcc +23038 clk cpu0 R X20 000000000004D0CC +23039 clk cpu0 IT (23003) 0009b460:00001009b460_NS 913e46b5 O EL0t_n : ADD x21,x21,#0xf91 +23039 clk cpu0 R X21 000000000004CF91 +23040 clk cpu0 IT (23004) 0009b464:00001009b464_NS 9101dad6 O EL0t_n : ADD x22,x22,#0x76 +23040 clk cpu0 R X22 000000000004D076 +23041 clk cpu0 IT (23005) 0009b468:00001009b468_NS 9101b2f7 O EL0t_n : ADD x23,x23,#0x6c +23041 clk cpu0 R X23 000000000004D06C +23042 clk cpu0 IT (23006) 0009b46c:00001009b46c_NS 91020318 O EL0t_n : ADD x24,x24,#0x80 +23042 clk cpu0 R X24 000000000004D080 +23043 clk cpu0 IT (23007) 0009b470:00001009b470_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +23043 clk cpu0 R X0 0000000000000000 +23044 clk cpu0 IT (23008) 0009b474:00001009b474_NS aa1403e1 O EL0t_n : MOV x1,x20 +23044 clk cpu0 R X1 000000000004D0CC +23045 clk cpu0 IT (23009) 0009b478:00001009b478_NS 2a1303e2 O EL0t_n : MOV w2,w19 +23045 clk cpu0 R X2 0000000000000000 +23046 clk cpu0 IT (23010) 0009b47c:00001009b47c_NS 94000414 O EL0t_n : BL 0x9c4cc +23046 clk cpu0 R X30 000000000009B480 +23047 clk cpu0 IT (23011) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +23047 clk cpu0 R SP_EL0 0000000003045800 +23048 clk cpu0 IT (23012) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +23048 clk cpu0 R X8 0000000006216000 +23049 clk cpu0 IT (23013) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +23049 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +23049 clk cpu0 R X8 0000000000000003 +23050 clk cpu0 IT (23014) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +23050 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +23050 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +23051 clk cpu0 IT (23015) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +23051 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +23051 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b480 +23052 clk cpu0 IT (23016) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +23052 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +23052 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +23053 clk cpu0 IT (23017) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +23053 clk cpu0 R cpsr 200003c0 +23054 clk cpu0 IT (23018) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +23054 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +23054 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +23055 clk cpu0 IT (23019) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +23055 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +23055 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +23056 clk cpu0 IT (23020) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +23056 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +23056 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +23057 clk cpu0 IT (23021) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +23057 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +23057 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +23058 clk cpu0 IS (23022) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +23059 clk cpu0 IT (23023) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +23059 clk cpu0 R X20 0000000003008000 +23060 clk cpu0 IT (23024) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +23060 clk cpu0 R X20 0000000003008528 +23061 clk cpu0 IT (23025) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +23061 clk cpu0 R X0 0000000003008528 +23062 clk cpu0 IT (23026) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +23062 clk cpu0 R X19 000000000004D0CC +23063 clk cpu0 IT (23027) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +23063 clk cpu0 R X30 000000000009C510 +23064 clk cpu0 IT (23028) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +23064 clk cpu0 R X8 0000000006216000 +23065 clk cpu0 IT (23029) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23065 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23065 clk cpu0 R X8 0000000000000001 +23066 clk cpu0 IT (23030) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +23066 clk cpu0 R cpsr 800003c0 +23067 clk cpu0 IT (23031) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +23068 clk cpu0 IT (23032) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +23069 clk cpu0 IT (23033) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +23069 clk cpu0 R X9 0000000003045800 +23070 clk cpu0 IT (23034) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +23070 clk cpu0 R X8 00000000FFFFFFD0 +23071 clk cpu0 IT (23035) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +23071 clk cpu0 R X10 0000000003045890 +23072 clk cpu0 IT (23036) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +23072 clk cpu0 R X9 0000000003045830 +23073 clk cpu0 IT (23037) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +23073 clk cpu0 R X0 0000000000000000 +23074 clk cpu0 IT (23038) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +23074 clk cpu0 R X1 0000000000000000 +23075 clk cpu0 IT (23039) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +23075 clk cpu0 R X2 0000000000000000 +23076 clk cpu0 IT (23040) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +23076 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +23077 clk cpu0 IT (23041) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +23077 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +23077 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +23078 clk cpu0 IT (23042) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +23079 clk cpu0 IT (23043) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +23079 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +23079 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +23079 clk cpu0 R X8 0000000000000000 +23079 clk cpu0 R X10 0000000003045830 +23080 clk cpu0 IT (23044) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +23080 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +23080 clk cpu0 R X9 0000000003045890 +23081 clk cpu0 IT (23045) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +23081 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +23081 clk cpu0 R X11 00000000FFFFFFD0 +23082 clk cpu0 IT (23046) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +23082 clk cpu0 R X21 0000000000000000 +23083 clk cpu0 IT (23047) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +23083 clk cpu0 R X1 0000000003045830 +23084 clk cpu0 IT (23048) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +23084 clk cpu0 R X0 000000000004D0CC +23085 clk cpu0 IT (23049) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +23085 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +23085 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +23086 clk cpu0 IT (23050) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +23086 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +23087 clk cpu0 IT (23051) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +23087 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +23088 clk cpu0 IT (23052) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +23088 clk cpu0 R X30 000000000009C560 +23089 clk cpu0 IT (23053) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +23089 clk cpu0 R SP_EL0 0000000003045760 +23090 clk cpu0 IT (23054) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +23090 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d0cc +23090 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +23091 clk cpu0 IT (23055) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +23091 clk cpu0 R X19 0000000003045830 +23092 clk cpu0 IT (23056) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +23092 clk cpu0 R X1 000000000004C000 +23093 clk cpu0 IT (23057) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +23093 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +23093 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +23094 clk cpu0 IT (23058) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +23094 clk cpu0 R X20 000000000004D0CC +23095 clk cpu0 IT (23059) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +23095 clk cpu0 R X1 000000000004C00B +23096 clk cpu0 IT (23060) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +23096 clk cpu0 R X0 0000000003045764 +23097 clk cpu0 IT (23061) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +23097 clk cpu0 R X2 000000000000003B +23098 clk cpu0 IT (23062) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +23098 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +23099 clk cpu0 IT (23063) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +23099 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +23099 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216034 +23100 clk cpu0 IT (23064) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +23100 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +23100 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +23101 clk cpu0 IT (23065) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +23101 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +23101 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +23102 clk cpu0 IT (23066) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +23102 clk cpu0 R X30 0000000000092B80 +23103 clk cpu0 IT (23067) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +23103 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +23103 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +23103 clk cpu0 R SP_EL0 0000000003045750 +23104 clk cpu0 IT (23068) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +23104 clk cpu0 R X19 0000000003045764 +23105 clk cpu0 IT (23069) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +23105 clk cpu0 R X30 00000000000104DC +23106 clk cpu0 IT (23070) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +23106 clk cpu0 R cpsr 200003c0 +23107 clk cpu0 IS (23071) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +23108 clk cpu0 IT (23072) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +23108 clk cpu0 R cpsr 400003c0 +23109 clk cpu0 IT (23073) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +23110 clk cpu0 IT (23074) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +23110 clk cpu0 R cpsr 000003c0 +23110 clk cpu0 R X10 0000000000000003 +23111 clk cpu0 IS (23075) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +23112 clk cpu0 IT (23076) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +23112 clk cpu0 R X9 0000000000000020 +23113 clk cpu0 IT (23077) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +23113 clk cpu0 R X8 000000000004C008 +23114 clk cpu0 IT (23078) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +23114 clk cpu0 R cpsr 200003c0 +23115 clk cpu0 IT (23079) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +23115 clk cpu0 R X9 0000000000000008 +23116 clk cpu0 IS (23080) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +23117 clk cpu0 IT (23081) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +23117 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +23117 clk cpu0 R X12 000000000A00000A +23117 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 INVAL 0x000070450000_NS +23117 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0000 ALLOC 0x00001004c000_NS +23118 clk cpu0 IT (23082) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +23118 clk cpu0 R X10 0000000000000018 +23119 clk cpu0 IT (23083) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +23119 clk cpu0 R X11 000000000000003B +23120 clk cpu0 IT (23084) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23120 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +23120 clk cpu0 R X8 000000000004C00C +23120 clk cpu0 R X13 000000006F727245 +23121 clk cpu0 IT (23085) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23121 clk cpu0 R X12 000000000000000A +23122 clk cpu0 IT (23086) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23122 clk cpu0 R X11 0000000000000037 +23123 clk cpu0 IT (23087) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23123 clk cpu0 R cpsr 200003c0 +23124 clk cpu0 IT (23088) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23124 clk cpu0 R X14 0000000072724500 +23125 clk cpu0 IT (23089) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23125 clk cpu0 R X12 000000007272450A +23126 clk cpu0 IT (23090) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23126 clk cpu0 MW4 03045764:000000845764_NS 7272450a +23126 clk cpu0 R X0 0000000003045768 +23127 clk cpu0 IT (23091) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23127 clk cpu0 R X12 000000006F727245 +23128 clk cpu0 IT (23092) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23129 clk cpu0 IT (23093) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23129 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +23129 clk cpu0 R X8 000000000004C010 +23129 clk cpu0 R X13 0000000049203A72 +23130 clk cpu0 IT (23094) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23130 clk cpu0 R X12 000000000000006F +23131 clk cpu0 IT (23095) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23131 clk cpu0 R X11 0000000000000033 +23132 clk cpu0 IT (23096) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23132 clk cpu0 R cpsr 200003c0 +23133 clk cpu0 IT (23097) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23133 clk cpu0 R X14 00000000203A7200 +23134 clk cpu0 IT (23098) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23134 clk cpu0 R X12 00000000203A726F +23135 clk cpu0 IT (23099) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23135 clk cpu0 MW4 03045768:000000845768_NS 203a726f +23135 clk cpu0 R X0 000000000304576C +23136 clk cpu0 IT (23100) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23136 clk cpu0 R X12 0000000049203A72 +23137 clk cpu0 IT (23101) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23138 clk cpu0 IT (23102) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23138 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +23138 clk cpu0 R X8 000000000004C014 +23138 clk cpu0 R X13 0000000067656C6C +23139 clk cpu0 IT (23103) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23139 clk cpu0 R X12 0000000000000049 +23140 clk cpu0 IT (23104) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23140 clk cpu0 R X11 000000000000002F +23141 clk cpu0 IT (23105) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23141 clk cpu0 R cpsr 200003c0 +23142 clk cpu0 IT (23106) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23142 clk cpu0 R X14 00000000656C6C00 +23143 clk cpu0 IT (23107) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23143 clk cpu0 R X12 00000000656C6C49 +23144 clk cpu0 IT (23108) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23144 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +23144 clk cpu0 R X0 0000000003045770 +23145 clk cpu0 IT (23109) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23145 clk cpu0 R X12 0000000067656C6C +23146 clk cpu0 IT (23110) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23147 clk cpu0 IT (23111) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23147 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +23147 clk cpu0 R X8 000000000004C018 +23147 clk cpu0 R X13 0000000066206C61 +23148 clk cpu0 IT (23112) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23148 clk cpu0 R X12 0000000000000067 +23149 clk cpu0 IT (23113) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23149 clk cpu0 R X11 000000000000002B +23150 clk cpu0 IT (23114) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23150 clk cpu0 R cpsr 200003c0 +23151 clk cpu0 IT (23115) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23151 clk cpu0 R X14 00000000206C6100 +23152 clk cpu0 IT (23116) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23152 clk cpu0 R X12 00000000206C6167 +23153 clk cpu0 IT (23117) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23153 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +23153 clk cpu0 R X0 0000000003045774 +23154 clk cpu0 IT (23118) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23154 clk cpu0 R X12 0000000066206C61 +23155 clk cpu0 IT (23119) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23156 clk cpu0 IT (23120) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23156 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +23156 clk cpu0 R X8 000000000004C01C +23156 clk cpu0 R X13 00000000616D726F +23157 clk cpu0 IT (23121) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23157 clk cpu0 R X12 0000000000000066 +23158 clk cpu0 IT (23122) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23158 clk cpu0 R X11 0000000000000027 +23159 clk cpu0 IT (23123) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23159 clk cpu0 R cpsr 200003c0 +23160 clk cpu0 IT (23124) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23160 clk cpu0 R X14 000000006D726F00 +23161 clk cpu0 IT (23125) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23161 clk cpu0 R X12 000000006D726F66 +23162 clk cpu0 IT (23126) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23162 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +23162 clk cpu0 R X0 0000000003045778 +23163 clk cpu0 IT (23127) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23163 clk cpu0 R X12 00000000616D726F +23164 clk cpu0 IT (23128) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23165 clk cpu0 IT (23129) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23165 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +23165 clk cpu0 R X8 000000000004C020 +23165 clk cpu0 R X13 0000000070732074 +23166 clk cpu0 IT (23130) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23166 clk cpu0 R X12 0000000000000061 +23167 clk cpu0 IT (23131) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23167 clk cpu0 R X11 0000000000000023 +23168 clk cpu0 IT (23132) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23168 clk cpu0 R cpsr 200003c0 +23169 clk cpu0 IT (23133) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23169 clk cpu0 R X14 0000000073207400 +23170 clk cpu0 IT (23134) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23170 clk cpu0 R X12 0000000073207461 +23171 clk cpu0 IT (23135) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23171 clk cpu0 MW4 03045778:000000845778_NS 73207461 +23171 clk cpu0 R X0 000000000304577C +23172 clk cpu0 IT (23136) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23172 clk cpu0 R X12 0000000070732074 +23173 clk cpu0 IT (23137) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23174 clk cpu0 IT (23138) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23174 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +23174 clk cpu0 R X8 000000000004C024 +23174 clk cpu0 R X13 0000000066696365 +23175 clk cpu0 IT (23139) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23175 clk cpu0 R X12 0000000000000070 +23176 clk cpu0 IT (23140) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23176 clk cpu0 R X11 000000000000001F +23177 clk cpu0 IT (23141) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23177 clk cpu0 R cpsr 200003c0 +23178 clk cpu0 IT (23142) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23178 clk cpu0 R X14 0000000069636500 +23179 clk cpu0 IT (23143) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23179 clk cpu0 R X12 0000000069636570 +23180 clk cpu0 IT (23144) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23180 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +23180 clk cpu0 R X0 0000000003045780 +23181 clk cpu0 IT (23145) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23181 clk cpu0 R X12 0000000066696365 +23182 clk cpu0 IT (23146) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23183 clk cpu0 IT (23147) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23183 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +23183 clk cpu0 R X8 000000000004C028 +23183 clk cpu0 R X13 0000000020726569 +23184 clk cpu0 IT (23148) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23184 clk cpu0 R X12 0000000000000066 +23185 clk cpu0 IT (23149) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23185 clk cpu0 R X11 000000000000001B +23186 clk cpu0 IT (23150) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23186 clk cpu0 R cpsr 200003c0 +23187 clk cpu0 IT (23151) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23187 clk cpu0 R X14 0000000072656900 +23188 clk cpu0 IT (23152) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23188 clk cpu0 R X12 0000000072656966 +23189 clk cpu0 IT (23153) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23189 clk cpu0 MW4 03045780:000000845780_NS 72656966 +23189 clk cpu0 R X0 0000000003045784 +23190 clk cpu0 IT (23154) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23190 clk cpu0 R X12 0000000020726569 +23191 clk cpu0 IT (23155) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23192 clk cpu0 IT (23156) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23192 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +23192 clk cpu0 R X8 000000000004C02C +23192 clk cpu0 R X13 0000000064657375 +23193 clk cpu0 IT (23157) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23193 clk cpu0 R X12 0000000000000020 +23194 clk cpu0 IT (23158) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23194 clk cpu0 R X11 0000000000000017 +23195 clk cpu0 IT (23159) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23195 clk cpu0 R cpsr 200003c0 +23196 clk cpu0 IT (23160) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23196 clk cpu0 R X14 0000000065737500 +23197 clk cpu0 IT (23161) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23197 clk cpu0 R X12 0000000065737520 +23198 clk cpu0 IT (23162) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23198 clk cpu0 MW4 03045784:000000845784_NS 65737520 +23198 clk cpu0 R X0 0000000003045788 +23199 clk cpu0 IT (23163) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23199 clk cpu0 R X12 0000000064657375 +23200 clk cpu0 IT (23164) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23201 clk cpu0 IT (23165) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23201 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +23201 clk cpu0 R X8 000000000004C030 +23201 clk cpu0 R X13 000000005F27203A +23202 clk cpu0 IT (23166) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23202 clk cpu0 R X12 0000000000000064 +23203 clk cpu0 IT (23167) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23203 clk cpu0 R X11 0000000000000013 +23204 clk cpu0 IT (23168) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23204 clk cpu0 R cpsr 200003c0 +23205 clk cpu0 IT (23169) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23205 clk cpu0 R X14 0000000027203A00 +23206 clk cpu0 IT (23170) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23206 clk cpu0 R X12 0000000027203A64 +23207 clk cpu0 IT (23171) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23207 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +23207 clk cpu0 R X0 000000000304578C +23208 clk cpu0 IT (23172) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23208 clk cpu0 R X12 000000005F27203A +23209 clk cpu0 IT (23173) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23210 clk cpu0 IT (23174) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23210 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +23210 clk cpu0 R X8 000000000004C034 +23210 clk cpu0 R X13 0000000045202E27 +23211 clk cpu0 IT (23175) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23211 clk cpu0 R X12 000000000000005F +23212 clk cpu0 IT (23176) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23212 clk cpu0 R X11 000000000000000F +23213 clk cpu0 IT (23177) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23213 clk cpu0 R cpsr 200003c0 +23214 clk cpu0 IT (23178) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23214 clk cpu0 R X14 00000000202E2700 +23215 clk cpu0 IT (23179) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23215 clk cpu0 R X12 00000000202E275F +23216 clk cpu0 IT (23180) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23216 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +23216 clk cpu0 R X0 0000000003045790 +23217 clk cpu0 IT (23181) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23217 clk cpu0 R X12 0000000045202E27 +23218 clk cpu0 IT (23182) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23219 clk cpu0 IT (23183) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23219 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +23219 clk cpu0 R X8 000000000004C038 +23219 clk cpu0 R X13 000000006E69646E +23220 clk cpu0 IT (23184) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23220 clk cpu0 R X12 0000000000000045 +23221 clk cpu0 IT (23185) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23221 clk cpu0 R X11 000000000000000B +23222 clk cpu0 IT (23186) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23222 clk cpu0 R cpsr 200003c0 +23223 clk cpu0 IT (23187) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23223 clk cpu0 R X14 0000000069646E00 +23224 clk cpu0 IT (23188) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23224 clk cpu0 R X12 0000000069646E45 +23225 clk cpu0 IT (23189) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23225 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +23225 clk cpu0 R X0 0000000003045794 +23226 clk cpu0 IT (23190) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23226 clk cpu0 R X12 000000006E69646E +23227 clk cpu0 IT (23191) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23228 clk cpu0 IT (23192) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23228 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +23228 clk cpu0 R X8 000000000004C03C +23228 clk cpu0 R X13 0000000065542067 +23229 clk cpu0 IT (23193) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23229 clk cpu0 R X12 000000000000006E +23230 clk cpu0 IT (23194) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23230 clk cpu0 R X11 0000000000000007 +23231 clk cpu0 IT (23195) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23231 clk cpu0 R cpsr 200003c0 +23232 clk cpu0 IT (23196) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23232 clk cpu0 R X14 0000000054206700 +23233 clk cpu0 IT (23197) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23233 clk cpu0 R X12 000000005420676E +23234 clk cpu0 IT (23198) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23234 clk cpu0 MW4 03045794:000000845794_NS 5420676e +23234 clk cpu0 R X0 0000000003045798 +23235 clk cpu0 IT (23199) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23235 clk cpu0 R X12 0000000065542067 +23236 clk cpu0 IT (23200) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23237 clk cpu0 IT (23201) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23237 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +23237 clk cpu0 R X8 000000000004C040 +23237 clk cpu0 R X13 000000000A2E7473 +23238 clk cpu0 IT (23202) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23238 clk cpu0 R X12 0000000000000065 +23239 clk cpu0 IT (23203) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23239 clk cpu0 R X11 0000000000000003 +23240 clk cpu0 IT (23204) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23240 clk cpu0 R cpsr 600003c0 +23241 clk cpu0 IT (23205) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23241 clk cpu0 R X14 000000002E747300 +23242 clk cpu0 IT (23206) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23242 clk cpu0 R X12 000000002E747365 +23243 clk cpu0 IT (23207) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23243 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +23243 clk cpu0 R X0 000000000304579C +23244 clk cpu0 IT (23208) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23244 clk cpu0 R X12 000000000A2E7473 +23245 clk cpu0 IS (23209) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23246 clk cpu0 IT (23210) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +23246 clk cpu0 R X2 0000000000000003 +23247 clk cpu0 IT (23211) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +23247 clk cpu0 R X9 0000000000000001 +23248 clk cpu0 IT (23212) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +23248 clk cpu0 R X8 000000000004C03F +23249 clk cpu0 IT (23213) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +23249 clk cpu0 R X1 000000000004C043 +23250 clk cpu0 IT (23214) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +23250 clk cpu0 R cpsr 200003c0 +23251 clk cpu0 IS (23215) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +23252 clk cpu0 IT (23216) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +23252 clk cpu0 MR1 0004c043:00001004c043_NS 0a +23252 clk cpu0 R X8 000000000000000A +23253 clk cpu0 IT (23217) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +23253 clk cpu0 MW1 0304579c:00000084579c_NS 0a +23254 clk cpu0 IS (23218) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +23255 clk cpu0 IT (23219) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +23255 clk cpu0 MR1 0004c044:00001004c044_NS 00 +23255 clk cpu0 R X8 0000000000000000 +23256 clk cpu0 IT (23220) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +23256 clk cpu0 R cpsr 600003c0 +23257 clk cpu0 IT (23221) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +23257 clk cpu0 MW1 0304579d:00000084579d_NS 00 +23258 clk cpu0 IS (23222) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +23259 clk cpu0 IT (23223) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +23259 clk cpu0 MR1 0004c045:00001004c045_NS 00 +23259 clk cpu0 R X8 0000000000000000 +23260 clk cpu0 IT (23224) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +23260 clk cpu0 MW1 0304579e:00000084579e_NS 00 +23261 clk cpu0 IT (23225) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +23262 clk cpu0 IT (23226) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +23262 clk cpu0 R X0 0000000003045764 +23263 clk cpu0 IT (23227) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +23263 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +23263 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +23263 clk cpu0 R SP_EL0 0000000003045760 +23263 clk cpu0 R X19 0000000003045830 +23263 clk cpu0 R X30 0000000000092B80 +23264 clk cpu0 IT (23228) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +23265 clk cpu0 IT (23229) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +23265 clk cpu0 R X22 000000000004C000 +23266 clk cpu0 IT (23230) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +23266 clk cpu0 R X23 000000000004C000 +23267 clk cpu0 IT (23231) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +23267 clk cpu0 R X26 0000000000000000 +23268 clk cpu0 IT (23232) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +23268 clk cpu0 R X21 0000000003029000 +23269 clk cpu0 IT (23233) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +23269 clk cpu0 R X22 000000000004C108 +23270 clk cpu0 IT (23234) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +23270 clk cpu0 R X23 000000000004C129 +23271 clk cpu0 IT (23235) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +23271 clk cpu0 R X24 0000000003041000 +23272 clk cpu0 IT (23236) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +23272 clk cpu0 R X25 0000000006216000 +23273 clk cpu0 IT (23237) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +23274 clk cpu0 IT (23238) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23274 clk cpu0 MR1 0004d0cc:00001004d0cc_NS 0a +23274 clk cpu0 R X8 000000000000000A +23274 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0086 ALLOC 0x00001004d0c0_NS +23274 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1430 ALLOC 0x00001004d0c0_NS +23275 clk cpu0 IT (23239) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23275 clk cpu0 R cpsr 800003c0 +23276 clk cpu0 IS (23240) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23277 clk cpu0 IS (23241) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23278 clk cpu0 IT (23242) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23278 clk cpu0 R cpsr 000003c0 +23279 clk cpu0 IT (23243) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23280 clk cpu0 IT (23244) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23280 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23280 clk cpu0 R X9 0000000013000000 +23281 clk cpu0 IT (23245) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23281 clk cpu0 R X27 000000000004D0CC +23282 clk cpu0 IT (23246) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23282 clk cpu0 R X20 000000000004D0CD +TUBE CPU0: +23283 clk cpu0 IT (23247) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23283 clk cpu0 MW1 13000000:000013000000_NS 0a +23284 clk cpu0 IT (23248) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23284 clk cpu0 MR1 0004d0cd:00001004d0cd_NS 3e +23284 clk cpu0 R X8 000000000000003E +23285 clk cpu0 IT (23249) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23285 clk cpu0 R cpsr 200003c0 +23286 clk cpu0 IS (23250) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23287 clk cpu0 IS (23251) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23288 clk cpu0 IT (23252) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23288 clk cpu0 R cpsr 000003c0 +23289 clk cpu0 IT (23253) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23290 clk cpu0 IT (23254) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23290 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23290 clk cpu0 R X9 0000000013000000 +23291 clk cpu0 IT (23255) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23291 clk cpu0 R X27 000000000004D0CD +23292 clk cpu0 IT (23256) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23292 clk cpu0 R X20 000000000004D0CE +23293 clk cpu0 IT (23257) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23293 clk cpu0 MW1 13000000:000013000000_NS 3e +23294 clk cpu0 IT (23258) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23294 clk cpu0 MR1 0004d0ce:00001004d0ce_NS 3e +23294 clk cpu0 R X8 000000000000003E +23295 clk cpu0 IT (23259) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23295 clk cpu0 R cpsr 200003c0 +23296 clk cpu0 IS (23260) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23297 clk cpu0 IS (23261) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23298 clk cpu0 IT (23262) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23298 clk cpu0 R cpsr 000003c0 +23299 clk cpu0 IT (23263) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23300 clk cpu0 IT (23264) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23300 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23300 clk cpu0 R X9 0000000013000000 +23301 clk cpu0 IT (23265) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23301 clk cpu0 R X27 000000000004D0CE +23302 clk cpu0 IT (23266) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23302 clk cpu0 R X20 000000000004D0CF +23303 clk cpu0 IT (23267) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23303 clk cpu0 MW1 13000000:000013000000_NS 3e +23304 clk cpu0 IT (23268) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23304 clk cpu0 MR1 0004d0cf:00001004d0cf_NS 43 +23304 clk cpu0 R X8 0000000000000043 +23305 clk cpu0 IT (23269) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23305 clk cpu0 R cpsr 200003c0 +23306 clk cpu0 IS (23270) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23307 clk cpu0 IS (23271) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23308 clk cpu0 IT (23272) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23308 clk cpu0 R cpsr 000003c0 +23309 clk cpu0 IT (23273) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23310 clk cpu0 IT (23274) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23310 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23310 clk cpu0 R X9 0000000013000000 +23311 clk cpu0 IT (23275) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23311 clk cpu0 R X27 000000000004D0CF +23312 clk cpu0 IT (23276) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23312 clk cpu0 R X20 000000000004D0D0 +23313 clk cpu0 IT (23277) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23313 clk cpu0 MW1 13000000:000013000000_NS 43 +23314 clk cpu0 IT (23278) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23314 clk cpu0 MR1 0004d0d0:00001004d0d0_NS 50 +23314 clk cpu0 R X8 0000000000000050 +23315 clk cpu0 IT (23279) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23315 clk cpu0 R cpsr 200003c0 +23316 clk cpu0 IS (23280) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23317 clk cpu0 IS (23281) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23318 clk cpu0 IT (23282) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23318 clk cpu0 R cpsr 400003c0 +23319 clk cpu0 IS (23283) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23320 clk cpu0 IT (23284) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +23320 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +23320 clk cpu0 R X8 0000000000000000 +23321 clk cpu0 IT (23285) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +23321 clk cpu0 MR8 0004d0d0:00001004d0d0_NS 3e0a000a_64255550 +23321 clk cpu0 R X0 3E0A000A64255550 +23322 clk cpu0 IT (23286) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +23322 clk cpu0 R cpsr 800003c0 +23323 clk cpu0 IT (23287) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +23324 clk cpu0 IT (23288) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +23324 clk cpu0 R X27 0000000000000000 +23325 clk cpu0 IT (23289) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +23325 clk cpu0 R X28 000000000004D0D0 +23326 clk cpu0 IT (23290) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +23326 clk cpu0 R X8 00000000FFFFFFF8 +23327 clk cpu0 IT (23291) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23327 clk cpu0 R cpsr 000003c0 +23327 clk cpu0 R X9 0000000000000050 +23328 clk cpu0 IS (23292) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23329 clk cpu0 IT (23293) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23329 clk cpu0 R cpsr 200003c0 +23330 clk cpu0 IS (23294) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23331 clk cpu0 IT (23295) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23331 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23331 clk cpu0 R X9 0000000013000000 +23332 clk cpu0 IT (23296) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23332 clk cpu0 R cpsr 800003c0 +23332 clk cpu0 R X8 00000000FFFFFFF9 +23333 clk cpu0 IT (23297) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23333 clk cpu0 MW1 13000000:000013000000_NS 50 +23334 clk cpu0 IT (23298) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23334 clk cpu0 R X0 003E0A000A642555 +23335 clk cpu0 IT (23299) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23336 clk cpu0 IT (23300) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23336 clk cpu0 R cpsr 000003c0 +23336 clk cpu0 R X9 0000000000000055 +23337 clk cpu0 IS (23301) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23338 clk cpu0 IT (23302) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23338 clk cpu0 R cpsr 200003c0 +23339 clk cpu0 IS (23303) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23340 clk cpu0 IT (23304) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23340 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23340 clk cpu0 R X9 0000000013000000 +23341 clk cpu0 IT (23305) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23341 clk cpu0 R cpsr 800003c0 +23341 clk cpu0 R X8 00000000FFFFFFFA +23342 clk cpu0 IT (23306) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23342 clk cpu0 MW1 13000000:000013000000_NS 55 +23343 clk cpu0 IT (23307) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23343 clk cpu0 R X0 00003E0A000A6425 +23344 clk cpu0 IT (23308) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23345 clk cpu0 IT (23309) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23345 clk cpu0 R cpsr 000003c0 +23345 clk cpu0 R X9 0000000000000025 +23346 clk cpu0 IS (23310) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23347 clk cpu0 IT (23311) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23347 clk cpu0 R cpsr 600003c0 +23348 clk cpu0 IT (23312) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23349 clk cpu0 IT (23313) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +23349 clk cpu0 R X8 00000000FFFFFFFA +23350 clk cpu0 IT (23314) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +23350 clk cpu0 R X9 0000000000000001 +23351 clk cpu0 IT (23315) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +23351 clk cpu0 R X9 000000000004D0D1 +23352 clk cpu0 IT (23316) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +23352 clk cpu0 R cpsr 200003c0 +23353 clk cpu0 IT (23317) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +23353 clk cpu0 R X27 000000000004D0D1 +23354 clk cpu0 IT (23318) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +23354 clk cpu0 R X20 000000000004D0D2 +23355 clk cpu0 IT (23319) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +23356 clk cpu0 IT (23320) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23356 clk cpu0 MR1 0004d0d2:00001004d0d2_NS 25 +23356 clk cpu0 R X8 0000000000000025 +23357 clk cpu0 IT (23321) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23357 clk cpu0 R cpsr 600003c0 +23358 clk cpu0 IT (23322) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23359 clk cpu0 IT (23323) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +23359 clk cpu0 MW4 03029734:000000829734_NS 00000000 +23360 clk cpu0 IT (23324) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +23360 clk cpu0 R X27 000000000004D0D2 +23361 clk cpu0 IT (23325) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +23361 clk cpu0 MR1 0004d0d3:00001004d0d3_NS 64 +23361 clk cpu0 R X27 000000000004D0D3 +23361 clk cpu0 R X28 0000000000000064 +23362 clk cpu0 IT (23326) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +23362 clk cpu0 R cpsr 200003c0 +23363 clk cpu0 IS (23327) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +23364 clk cpu0 IT (23328) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +23365 clk cpu0 IT (23329) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +23365 clk cpu0 R X8 000000000000000C +23366 clk cpu0 IT (23330) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +23366 clk cpu0 R cpsr 800003c0 +23367 clk cpu0 IS (23331) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +23368 clk cpu0 IT (23332) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +23368 clk cpu0 R X9 0000000000092CE0 +23369 clk cpu0 IT (23333) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +23369 clk cpu0 MR1 0004c114:00001004c114_NS 0e +23369 clk cpu0 R X10 000000000000000E +23370 clk cpu0 IT (23334) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +23370 clk cpu0 R X9 0000000000092D18 +23371 clk cpu0 IT (23335) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +23371 clk cpu0 R cpsr 800007c0 +23372 clk cpu0 IT (23336) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +23372 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +23372 clk cpu0 R cpsr 800003c0 +23372 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +23373 clk cpu0 IS (23337) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +23374 clk cpu0 IT (23338) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +23374 clk cpu0 R X9 00000000FFFFFFD8 +23375 clk cpu0 IT (23339) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +23375 clk cpu0 R cpsr a00003c0 +23376 clk cpu0 IT (23340) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +23376 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +23377 clk cpu0 IT (23341) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +23377 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017a INVAL 0x0000100a6f40_NS +23377 clk cpu0 CACHE cpu.cpu0.l1icache LINE 017a ALLOC 0x000010092f40_NS +23378 clk cpu0 IT (23342) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +23378 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +23378 clk cpu0 R X9 0000000003045830 +23379 clk cpu0 IT (23343) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +23379 clk cpu0 R X8 0000000003045800 +23380 clk cpu0 IT (23344) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +23381 clk cpu0 IT (23345) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +23381 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +23381 clk cpu0 R X0 0000000000000000 +23382 clk cpu0 IT (23346) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +23382 clk cpu0 R X1 000000000000000A +23383 clk cpu0 IT (23347) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +23383 clk cpu0 R X30 0000000000092D48 +23383 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 INVAL 0x000010011640_NS +23383 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b3 ALLOC 0x000010095640_NS +23384 clk cpu0 IT (23348) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +23384 clk cpu0 R SP_EL0 0000000003045740 +23385 clk cpu0 IT (23349) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +23385 clk cpu0 R X8 3030303030303030 +23386 clk cpu0 IT (23350) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +23386 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +23386 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +23387 clk cpu0 IT (23351) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +23387 clk cpu0 MW4 03045758:000000845758_NS 30303030 +23388 clk cpu0 IT (23352) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +23389 clk cpu0 IT (23353) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +23389 clk cpu0 R X11 0000000000000000 +23390 clk cpu0 IT (23354) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +23390 clk cpu0 R X8 0000000003029000 +23391 clk cpu0 IT (23355) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +23391 clk cpu0 MR4 03029734:000000829734_NS 00000000 +23391 clk cpu0 R X8 0000000000000000 +23392 clk cpu0 IT (23356) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +23392 clk cpu0 R cpsr 600003c0 +23393 clk cpu0 IT (23357) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +23393 clk cpu0 R X8 0000000000000000 +23394 clk cpu0 IT (23358) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +23394 clk cpu0 R cpsr 800003c0 +23395 clk cpu0 IT (23359) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +23396 clk cpu0 IT (23360) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +23396 clk cpu0 R X9 0000000003045748 +23397 clk cpu0 IT (23361) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +23397 clk cpu0 R X10 0000000006216000 +23398 clk cpu0 IT (23362) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +23398 clk cpu0 MR1 03045748:000000845748_NS 30 +23398 clk cpu0 R X8 0000000000000030 +23399 clk cpu0 IT (23363) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +23399 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23399 clk cpu0 R X9 0000000013000000 +23400 clk cpu0 IT (23364) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23400 clk cpu0 MW1 13000000:000013000000_NS 30 +23401 clk cpu0 IT (23365) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +23401 clk cpu0 R SP_EL0 0000000003045760 +23402 clk cpu0 IT (23366) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +23403 clk cpu0 IT (23367) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +23403 clk cpu0 R X20 000000000004D0D4 +23404 clk cpu0 IT (23368) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +23405 clk cpu0 IT (23369) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23405 clk cpu0 MR1 0004d0d4:00001004d0d4_NS 0a +23405 clk cpu0 R X8 000000000000000A +23406 clk cpu0 IT (23370) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23406 clk cpu0 R cpsr 800003c0 +23407 clk cpu0 IS (23371) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23408 clk cpu0 IS (23372) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23409 clk cpu0 IT (23373) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23409 clk cpu0 R cpsr 000003c0 +23410 clk cpu0 IT (23374) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23411 clk cpu0 IT (23375) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23411 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23411 clk cpu0 R X9 0000000013000000 +23412 clk cpu0 IT (23376) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23412 clk cpu0 R X27 000000000004D0D4 +23413 clk cpu0 IT (23377) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23413 clk cpu0 R X20 000000000004D0D5 +TUBE CPU0: >>CPU0 +23414 clk cpu0 IT (23378) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23414 clk cpu0 MW1 13000000:000013000000_NS 0a +23415 clk cpu0 IT (23379) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23415 clk cpu0 MR1 0004d0d5:00001004d0d5_NS 00 +23415 clk cpu0 R X8 0000000000000000 +23416 clk cpu0 IT (23380) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23416 clk cpu0 R cpsr 800003c0 +23417 clk cpu0 IS (23381) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23418 clk cpu0 IT (23382) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23419 clk cpu0 IT (23383) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +23420 clk cpu0 IT (23384) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +23420 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d0cc +23420 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +23420 clk cpu0 R X19 000000000004D0CC +23420 clk cpu0 R X30 000000000009C560 +23421 clk cpu0 IT (23385) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +23421 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +23421 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +23421 clk cpu0 R X20 0000000003008528 +23421 clk cpu0 R X21 0000000000000000 +23422 clk cpu0 IT (23386) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +23422 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +23422 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +23422 clk cpu0 R X22 000000000004D076 +23422 clk cpu0 R X23 000000000004D06C +23423 clk cpu0 IT (23387) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +23423 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +23423 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +23423 clk cpu0 R X24 000000000004D080 +23423 clk cpu0 R X25 0000000006216000 +23424 clk cpu0 IT (23388) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +23424 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +23424 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216034 +23424 clk cpu0 R X26 0000000006216034 +23424 clk cpu0 R X27 0001000100010001 +23425 clk cpu0 IT (23389) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +23425 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +23425 clk cpu0 R X28 FF7FFF7FFF7FFF7F +23426 clk cpu0 IT (23390) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +23426 clk cpu0 R SP_EL0 0000000003045800 +23427 clk cpu0 IT (23391) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +23428 clk cpu0 IT (23392) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +23428 clk cpu0 R X0 0000000000000001 +23429 clk cpu0 IT (23393) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +23429 clk cpu0 R X1 0000000000000000 +23430 clk cpu0 IT (23394) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +23430 clk cpu0 R X2 0000000000000000 +23431 clk cpu0 IT (23395) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +23432 clk cpu0 IT (23396) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +23433 clk cpu0 IT (23397) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +23433 clk cpu0 R X0 0000000003008528 +23434 clk cpu0 IT (23398) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +23434 clk cpu0 R X30 000000000009C57C +23435 clk cpu0 IT (23399) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +23436 clk cpu0 IT (23400) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +23436 clk cpu0 R X8 0000000006216000 +23437 clk cpu0 IT (23401) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23437 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23437 clk cpu0 R X8 0000000000000001 +23438 clk cpu0 IT (23402) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +23438 clk cpu0 R cpsr 800003c0 +23439 clk cpu0 IT (23403) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +23440 clk cpu0 IT (23404) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +23441 clk cpu0 IT (23405) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +23441 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000000 +23441 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b480 +23441 clk cpu0 R X19 0000000000000000 +23441 clk cpu0 R X30 000000000009B480 +23442 clk cpu0 IT (23406) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +23442 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +23442 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +23442 clk cpu0 R X20 000000000004D0CC +23442 clk cpu0 R X21 000000000004CF91 +23443 clk cpu0 IT (23407) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +23443 clk cpu0 R SP_EL0 0000000003045890 +23444 clk cpu0 IT (23408) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +23444 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a5 ALLOC 0x00001009b480_NS +23444 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d21 ALLOC 0x00001009b480_NS +23445 clk cpu0 IT (23409) 0009b480:00001009b480_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +23445 clk cpu0 R X0 0000000000000000 +23446 clk cpu0 IT (23410) 0009b484:00001009b484_NS aa1503e1 O EL0t_n : MOV x1,x21 +23446 clk cpu0 R X1 000000000004CF91 +23447 clk cpu0 IT (23411) 0009b488:00001009b488_NS 94000411 O EL0t_n : BL 0x9c4cc +23447 clk cpu0 R X30 000000000009B48C +23448 clk cpu0 IT (23412) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +23448 clk cpu0 R SP_EL0 0000000003045800 +23449 clk cpu0 IT (23413) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +23449 clk cpu0 R X8 0000000006216000 +23450 clk cpu0 IT (23414) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +23450 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +23450 clk cpu0 R X8 0000000000000003 +23451 clk cpu0 IT (23415) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +23451 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +23451 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +23452 clk cpu0 IT (23416) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +23452 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +23452 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b48c +23453 clk cpu0 IT (23417) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +23453 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +23453 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +23454 clk cpu0 IT (23418) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +23454 clk cpu0 R cpsr 200003c0 +23455 clk cpu0 IT (23419) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +23455 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +23455 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +23456 clk cpu0 IT (23420) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +23456 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +23456 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +23457 clk cpu0 IT (23421) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +23457 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +23457 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +23458 clk cpu0 IT (23422) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +23458 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +23458 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +23459 clk cpu0 IS (23423) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +23460 clk cpu0 IT (23424) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +23460 clk cpu0 R X20 0000000003008000 +23461 clk cpu0 IT (23425) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +23461 clk cpu0 R X20 0000000003008528 +23462 clk cpu0 IT (23426) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +23462 clk cpu0 R X0 0000000003008528 +23463 clk cpu0 IT (23427) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +23463 clk cpu0 R X19 000000000004CF91 +23464 clk cpu0 IT (23428) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +23464 clk cpu0 R X30 000000000009C510 +23465 clk cpu0 IT (23429) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +23465 clk cpu0 R X8 0000000006216000 +23466 clk cpu0 IT (23430) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23466 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23466 clk cpu0 R X8 0000000000000001 +23467 clk cpu0 IT (23431) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +23467 clk cpu0 R cpsr 800003c0 +23468 clk cpu0 IT (23432) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +23469 clk cpu0 IT (23433) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +23470 clk cpu0 IT (23434) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +23470 clk cpu0 R X9 0000000003045800 +23471 clk cpu0 IT (23435) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +23471 clk cpu0 R X8 00000000FFFFFFD0 +23472 clk cpu0 IT (23436) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +23472 clk cpu0 R X10 0000000003045890 +23473 clk cpu0 IT (23437) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +23473 clk cpu0 R X9 0000000003045830 +23474 clk cpu0 IT (23438) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +23474 clk cpu0 R X0 0000000000000000 +23475 clk cpu0 IT (23439) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +23475 clk cpu0 R X1 0000000000000000 +23476 clk cpu0 IT (23440) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +23476 clk cpu0 R X2 0000000000000000 +23477 clk cpu0 IT (23441) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +23477 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +23478 clk cpu0 IT (23442) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +23478 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +23478 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +23479 clk cpu0 IT (23443) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +23480 clk cpu0 IT (23444) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +23480 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +23480 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +23480 clk cpu0 R X8 0000000000000000 +23480 clk cpu0 R X10 0000000003045830 +23481 clk cpu0 IT (23445) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +23481 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +23481 clk cpu0 R X9 0000000003045890 +23482 clk cpu0 IT (23446) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +23482 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +23482 clk cpu0 R X11 00000000FFFFFFD0 +23483 clk cpu0 IT (23447) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +23483 clk cpu0 R X21 0000000000000000 +23484 clk cpu0 IT (23448) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +23484 clk cpu0 R X1 0000000003045830 +23485 clk cpu0 IT (23449) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +23485 clk cpu0 R X0 000000000004CF91 +23486 clk cpu0 IT (23450) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +23486 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +23486 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +23487 clk cpu0 IT (23451) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +23487 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +23488 clk cpu0 IT (23452) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +23488 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +23489 clk cpu0 IT (23453) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +23489 clk cpu0 R X30 000000000009C560 +23490 clk cpu0 IT (23454) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +23490 clk cpu0 R SP_EL0 0000000003045760 +23491 clk cpu0 IT (23455) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +23491 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004cf91 +23491 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +23492 clk cpu0 IT (23456) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +23492 clk cpu0 R X19 0000000003045830 +23493 clk cpu0 IT (23457) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +23493 clk cpu0 R X1 000000000004C000 +23494 clk cpu0 IT (23458) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +23494 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +23494 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +23495 clk cpu0 IT (23459) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +23495 clk cpu0 R X20 000000000004CF91 +23496 clk cpu0 IT (23460) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +23496 clk cpu0 R X1 000000000004C00B +23497 clk cpu0 IT (23461) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +23497 clk cpu0 R X0 0000000003045764 +23498 clk cpu0 IT (23462) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +23498 clk cpu0 R X2 000000000000003B +23499 clk cpu0 IT (23463) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +23499 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +23500 clk cpu0 IT (23464) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +23500 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +23500 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216034 +23501 clk cpu0 IT (23465) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +23501 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +23501 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +23502 clk cpu0 IT (23466) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +23502 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +23502 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +23503 clk cpu0 IT (23467) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +23503 clk cpu0 R X30 0000000000092B80 +23504 clk cpu0 IT (23468) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +23504 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +23504 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +23504 clk cpu0 R SP_EL0 0000000003045750 +23505 clk cpu0 IT (23469) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +23505 clk cpu0 R X19 0000000003045764 +23506 clk cpu0 IT (23470) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +23506 clk cpu0 R X30 00000000000104DC +23507 clk cpu0 IT (23471) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +23507 clk cpu0 R cpsr 200003c0 +23508 clk cpu0 IS (23472) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +23509 clk cpu0 IT (23473) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +23509 clk cpu0 R cpsr 400003c0 +23510 clk cpu0 IT (23474) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +23511 clk cpu0 IT (23475) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +23511 clk cpu0 R cpsr 000003c0 +23511 clk cpu0 R X10 0000000000000003 +23512 clk cpu0 IS (23476) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +23513 clk cpu0 IT (23477) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +23513 clk cpu0 R X9 0000000000000020 +23514 clk cpu0 IT (23478) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +23514 clk cpu0 R X8 000000000004C008 +23515 clk cpu0 IT (23479) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +23515 clk cpu0 R cpsr 200003c0 +23516 clk cpu0 IT (23480) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +23516 clk cpu0 R X9 0000000000000008 +23517 clk cpu0 IS (23481) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +23518 clk cpu0 IT (23482) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +23518 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +23518 clk cpu0 R X12 000000000A00000A +23519 clk cpu0 IT (23483) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +23519 clk cpu0 R X10 0000000000000018 +23520 clk cpu0 IT (23484) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +23520 clk cpu0 R X11 000000000000003B +23521 clk cpu0 IT (23485) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23521 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +23521 clk cpu0 R X8 000000000004C00C +23521 clk cpu0 R X13 000000006F727245 +23522 clk cpu0 IT (23486) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23522 clk cpu0 R X12 000000000000000A +23523 clk cpu0 IT (23487) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23523 clk cpu0 R X11 0000000000000037 +23524 clk cpu0 IT (23488) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23524 clk cpu0 R cpsr 200003c0 +23525 clk cpu0 IT (23489) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23525 clk cpu0 R X14 0000000072724500 +23526 clk cpu0 IT (23490) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23526 clk cpu0 R X12 000000007272450A +23527 clk cpu0 IT (23491) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23527 clk cpu0 MW4 03045764:000000845764_NS 7272450a +23527 clk cpu0 R X0 0000000003045768 +23528 clk cpu0 IT (23492) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23528 clk cpu0 R X12 000000006F727245 +23529 clk cpu0 IT (23493) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23530 clk cpu0 IT (23494) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23530 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +23530 clk cpu0 R X8 000000000004C010 +23530 clk cpu0 R X13 0000000049203A72 +23531 clk cpu0 IT (23495) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23531 clk cpu0 R X12 000000000000006F +23532 clk cpu0 IT (23496) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23532 clk cpu0 R X11 0000000000000033 +23533 clk cpu0 IT (23497) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23533 clk cpu0 R cpsr 200003c0 +23534 clk cpu0 IT (23498) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23534 clk cpu0 R X14 00000000203A7200 +23535 clk cpu0 IT (23499) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23535 clk cpu0 R X12 00000000203A726F +23536 clk cpu0 IT (23500) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23536 clk cpu0 MW4 03045768:000000845768_NS 203a726f +23536 clk cpu0 R X0 000000000304576C +23537 clk cpu0 IT (23501) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23537 clk cpu0 R X12 0000000049203A72 +23538 clk cpu0 IT (23502) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23539 clk cpu0 IT (23503) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23539 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +23539 clk cpu0 R X8 000000000004C014 +23539 clk cpu0 R X13 0000000067656C6C +23540 clk cpu0 IT (23504) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23540 clk cpu0 R X12 0000000000000049 +23541 clk cpu0 IT (23505) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23541 clk cpu0 R X11 000000000000002F +23542 clk cpu0 IT (23506) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23542 clk cpu0 R cpsr 200003c0 +23543 clk cpu0 IT (23507) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23543 clk cpu0 R X14 00000000656C6C00 +23544 clk cpu0 IT (23508) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23544 clk cpu0 R X12 00000000656C6C49 +23545 clk cpu0 IT (23509) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23545 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +23545 clk cpu0 R X0 0000000003045770 +23546 clk cpu0 IT (23510) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23546 clk cpu0 R X12 0000000067656C6C +23547 clk cpu0 IT (23511) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23548 clk cpu0 IT (23512) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23548 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +23548 clk cpu0 R X8 000000000004C018 +23548 clk cpu0 R X13 0000000066206C61 +23549 clk cpu0 IT (23513) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23549 clk cpu0 R X12 0000000000000067 +23550 clk cpu0 IT (23514) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23550 clk cpu0 R X11 000000000000002B +23551 clk cpu0 IT (23515) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23551 clk cpu0 R cpsr 200003c0 +23552 clk cpu0 IT (23516) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23552 clk cpu0 R X14 00000000206C6100 +23553 clk cpu0 IT (23517) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23553 clk cpu0 R X12 00000000206C6167 +23554 clk cpu0 IT (23518) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23554 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +23554 clk cpu0 R X0 0000000003045774 +23555 clk cpu0 IT (23519) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23555 clk cpu0 R X12 0000000066206C61 +23556 clk cpu0 IT (23520) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23557 clk cpu0 IT (23521) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23557 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +23557 clk cpu0 R X8 000000000004C01C +23557 clk cpu0 R X13 00000000616D726F +23558 clk cpu0 IT (23522) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23558 clk cpu0 R X12 0000000000000066 +23559 clk cpu0 IT (23523) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23559 clk cpu0 R X11 0000000000000027 +23560 clk cpu0 IT (23524) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23560 clk cpu0 R cpsr 200003c0 +23561 clk cpu0 IT (23525) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23561 clk cpu0 R X14 000000006D726F00 +23562 clk cpu0 IT (23526) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23562 clk cpu0 R X12 000000006D726F66 +23563 clk cpu0 IT (23527) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23563 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +23563 clk cpu0 R X0 0000000003045778 +23564 clk cpu0 IT (23528) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23564 clk cpu0 R X12 00000000616D726F +23565 clk cpu0 IT (23529) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23566 clk cpu0 IT (23530) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23566 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +23566 clk cpu0 R X8 000000000004C020 +23566 clk cpu0 R X13 0000000070732074 +23567 clk cpu0 IT (23531) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23567 clk cpu0 R X12 0000000000000061 +23568 clk cpu0 IT (23532) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23568 clk cpu0 R X11 0000000000000023 +23569 clk cpu0 IT (23533) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23569 clk cpu0 R cpsr 200003c0 +23570 clk cpu0 IT (23534) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23570 clk cpu0 R X14 0000000073207400 +23571 clk cpu0 IT (23535) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23571 clk cpu0 R X12 0000000073207461 +23572 clk cpu0 IT (23536) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23572 clk cpu0 MW4 03045778:000000845778_NS 73207461 +23572 clk cpu0 R X0 000000000304577C +23573 clk cpu0 IT (23537) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23573 clk cpu0 R X12 0000000070732074 +23574 clk cpu0 IT (23538) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23575 clk cpu0 IT (23539) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23575 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +23575 clk cpu0 R X8 000000000004C024 +23575 clk cpu0 R X13 0000000066696365 +23576 clk cpu0 IT (23540) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23576 clk cpu0 R X12 0000000000000070 +23577 clk cpu0 IT (23541) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23577 clk cpu0 R X11 000000000000001F +23578 clk cpu0 IT (23542) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23578 clk cpu0 R cpsr 200003c0 +23579 clk cpu0 IT (23543) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23579 clk cpu0 R X14 0000000069636500 +23580 clk cpu0 IT (23544) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23580 clk cpu0 R X12 0000000069636570 +23581 clk cpu0 IT (23545) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23581 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +23581 clk cpu0 R X0 0000000003045780 +23582 clk cpu0 IT (23546) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23582 clk cpu0 R X12 0000000066696365 +23583 clk cpu0 IT (23547) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23584 clk cpu0 IT (23548) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23584 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +23584 clk cpu0 R X8 000000000004C028 +23584 clk cpu0 R X13 0000000020726569 +23585 clk cpu0 IT (23549) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23585 clk cpu0 R X12 0000000000000066 +23586 clk cpu0 IT (23550) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23586 clk cpu0 R X11 000000000000001B +23587 clk cpu0 IT (23551) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23587 clk cpu0 R cpsr 200003c0 +23588 clk cpu0 IT (23552) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23588 clk cpu0 R X14 0000000072656900 +23589 clk cpu0 IT (23553) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23589 clk cpu0 R X12 0000000072656966 +23590 clk cpu0 IT (23554) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23590 clk cpu0 MW4 03045780:000000845780_NS 72656966 +23590 clk cpu0 R X0 0000000003045784 +23591 clk cpu0 IT (23555) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23591 clk cpu0 R X12 0000000020726569 +23592 clk cpu0 IT (23556) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23593 clk cpu0 IT (23557) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23593 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +23593 clk cpu0 R X8 000000000004C02C +23593 clk cpu0 R X13 0000000064657375 +23594 clk cpu0 IT (23558) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23594 clk cpu0 R X12 0000000000000020 +23595 clk cpu0 IT (23559) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23595 clk cpu0 R X11 0000000000000017 +23596 clk cpu0 IT (23560) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23596 clk cpu0 R cpsr 200003c0 +23597 clk cpu0 IT (23561) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23597 clk cpu0 R X14 0000000065737500 +23598 clk cpu0 IT (23562) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23598 clk cpu0 R X12 0000000065737520 +23599 clk cpu0 IT (23563) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23599 clk cpu0 MW4 03045784:000000845784_NS 65737520 +23599 clk cpu0 R X0 0000000003045788 +23600 clk cpu0 IT (23564) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23600 clk cpu0 R X12 0000000064657375 +23601 clk cpu0 IT (23565) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23602 clk cpu0 IT (23566) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23602 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +23602 clk cpu0 R X8 000000000004C030 +23602 clk cpu0 R X13 000000005F27203A +23603 clk cpu0 IT (23567) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23603 clk cpu0 R X12 0000000000000064 +23604 clk cpu0 IT (23568) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23604 clk cpu0 R X11 0000000000000013 +23605 clk cpu0 IT (23569) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23605 clk cpu0 R cpsr 200003c0 +23606 clk cpu0 IT (23570) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23606 clk cpu0 R X14 0000000027203A00 +23607 clk cpu0 IT (23571) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23607 clk cpu0 R X12 0000000027203A64 +23608 clk cpu0 IT (23572) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23608 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +23608 clk cpu0 R X0 000000000304578C +23609 clk cpu0 IT (23573) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23609 clk cpu0 R X12 000000005F27203A +23610 clk cpu0 IT (23574) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23611 clk cpu0 IT (23575) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23611 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +23611 clk cpu0 R X8 000000000004C034 +23611 clk cpu0 R X13 0000000045202E27 +23612 clk cpu0 IT (23576) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23612 clk cpu0 R X12 000000000000005F +23613 clk cpu0 IT (23577) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23613 clk cpu0 R X11 000000000000000F +23614 clk cpu0 IT (23578) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23614 clk cpu0 R cpsr 200003c0 +23615 clk cpu0 IT (23579) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23615 clk cpu0 R X14 00000000202E2700 +23616 clk cpu0 IT (23580) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23616 clk cpu0 R X12 00000000202E275F +23617 clk cpu0 IT (23581) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23617 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +23617 clk cpu0 R X0 0000000003045790 +23618 clk cpu0 IT (23582) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23618 clk cpu0 R X12 0000000045202E27 +23619 clk cpu0 IT (23583) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23620 clk cpu0 IT (23584) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23620 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +23620 clk cpu0 R X8 000000000004C038 +23620 clk cpu0 R X13 000000006E69646E +23621 clk cpu0 IT (23585) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23621 clk cpu0 R X12 0000000000000045 +23622 clk cpu0 IT (23586) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23622 clk cpu0 R X11 000000000000000B +23623 clk cpu0 IT (23587) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23623 clk cpu0 R cpsr 200003c0 +23624 clk cpu0 IT (23588) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23624 clk cpu0 R X14 0000000069646E00 +23625 clk cpu0 IT (23589) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23625 clk cpu0 R X12 0000000069646E45 +23626 clk cpu0 IT (23590) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23626 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +23626 clk cpu0 R X0 0000000003045794 +23627 clk cpu0 IT (23591) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23627 clk cpu0 R X12 000000006E69646E +23628 clk cpu0 IT (23592) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23629 clk cpu0 IT (23593) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23629 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +23629 clk cpu0 R X8 000000000004C03C +23629 clk cpu0 R X13 0000000065542067 +23630 clk cpu0 IT (23594) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23630 clk cpu0 R X12 000000000000006E +23631 clk cpu0 IT (23595) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23631 clk cpu0 R X11 0000000000000007 +23632 clk cpu0 IT (23596) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23632 clk cpu0 R cpsr 200003c0 +23633 clk cpu0 IT (23597) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23633 clk cpu0 R X14 0000000054206700 +23634 clk cpu0 IT (23598) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23634 clk cpu0 R X12 000000005420676E +23635 clk cpu0 IT (23599) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23635 clk cpu0 MW4 03045794:000000845794_NS 5420676e +23635 clk cpu0 R X0 0000000003045798 +23636 clk cpu0 IT (23600) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23636 clk cpu0 R X12 0000000065542067 +23637 clk cpu0 IT (23601) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23638 clk cpu0 IT (23602) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +23638 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +23638 clk cpu0 R X8 000000000004C040 +23638 clk cpu0 R X13 000000000A2E7473 +23639 clk cpu0 IT (23603) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +23639 clk cpu0 R X12 0000000000000065 +23640 clk cpu0 IT (23604) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +23640 clk cpu0 R X11 0000000000000003 +23641 clk cpu0 IT (23605) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +23641 clk cpu0 R cpsr 600003c0 +23642 clk cpu0 IT (23606) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +23642 clk cpu0 R X14 000000002E747300 +23643 clk cpu0 IT (23607) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +23643 clk cpu0 R X12 000000002E747365 +23644 clk cpu0 IT (23608) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +23644 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +23644 clk cpu0 R X0 000000000304579C +23645 clk cpu0 IT (23609) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +23645 clk cpu0 R X12 000000000A2E7473 +23646 clk cpu0 IS (23610) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +23647 clk cpu0 IT (23611) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +23647 clk cpu0 R X2 0000000000000003 +23648 clk cpu0 IT (23612) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +23648 clk cpu0 R X9 0000000000000001 +23649 clk cpu0 IT (23613) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +23649 clk cpu0 R X8 000000000004C03F +23650 clk cpu0 IT (23614) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +23650 clk cpu0 R X1 000000000004C043 +23651 clk cpu0 IT (23615) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +23651 clk cpu0 R cpsr 200003c0 +23652 clk cpu0 IS (23616) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +23653 clk cpu0 IT (23617) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +23653 clk cpu0 MR1 0004c043:00001004c043_NS 0a +23653 clk cpu0 R X8 000000000000000A +23654 clk cpu0 IT (23618) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +23654 clk cpu0 MW1 0304579c:00000084579c_NS 0a +23655 clk cpu0 IS (23619) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +23656 clk cpu0 IT (23620) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +23656 clk cpu0 MR1 0004c044:00001004c044_NS 00 +23656 clk cpu0 R X8 0000000000000000 +23657 clk cpu0 IT (23621) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +23657 clk cpu0 R cpsr 600003c0 +23658 clk cpu0 IT (23622) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +23658 clk cpu0 MW1 0304579d:00000084579d_NS 00 +23659 clk cpu0 IS (23623) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +23660 clk cpu0 IT (23624) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +23660 clk cpu0 MR1 0004c045:00001004c045_NS 00 +23660 clk cpu0 R X8 0000000000000000 +23661 clk cpu0 IT (23625) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +23661 clk cpu0 MW1 0304579e:00000084579e_NS 00 +23662 clk cpu0 IT (23626) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +23663 clk cpu0 IT (23627) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +23663 clk cpu0 R X0 0000000003045764 +23664 clk cpu0 IT (23628) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +23664 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +23664 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +23664 clk cpu0 R SP_EL0 0000000003045760 +23664 clk cpu0 R X19 0000000003045830 +23664 clk cpu0 R X30 0000000000092B80 +23665 clk cpu0 IT (23629) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +23666 clk cpu0 IT (23630) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +23666 clk cpu0 R X22 000000000004C000 +23667 clk cpu0 IT (23631) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +23667 clk cpu0 R X23 000000000004C000 +23668 clk cpu0 IT (23632) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +23668 clk cpu0 R X26 0000000000000000 +23669 clk cpu0 IT (23633) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +23669 clk cpu0 R X21 0000000003029000 +23670 clk cpu0 IT (23634) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +23670 clk cpu0 R X22 000000000004C108 +23671 clk cpu0 IT (23635) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +23671 clk cpu0 R X23 000000000004C129 +23672 clk cpu0 IT (23636) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +23672 clk cpu0 R X24 0000000003041000 +23673 clk cpu0 IT (23637) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +23673 clk cpu0 R X25 0000000006216000 +23674 clk cpu0 IT (23638) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +23675 clk cpu0 IT (23639) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23675 clk cpu0 MR1 0004cf91:00001004cf91_NS 3e +23675 clk cpu0 R X8 000000000000003E +23675 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 007c ALLOC 0x00001004cf80_NS +23675 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13e1 ALLOC 0x00001004cf80_NS +23676 clk cpu0 IT (23640) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23676 clk cpu0 R cpsr 200003c0 +23677 clk cpu0 IS (23641) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23678 clk cpu0 IS (23642) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23679 clk cpu0 IT (23643) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23679 clk cpu0 R cpsr 000003c0 +23680 clk cpu0 IT (23644) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23681 clk cpu0 IT (23645) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23681 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23681 clk cpu0 R X9 0000000013000000 +23682 clk cpu0 IT (23646) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23682 clk cpu0 R X27 000000000004CF91 +23683 clk cpu0 IT (23647) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23683 clk cpu0 R X20 000000000004CF92 +23684 clk cpu0 IT (23648) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23684 clk cpu0 MW1 13000000:000013000000_NS 3e +23685 clk cpu0 IT (23649) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23685 clk cpu0 MR1 0004cf92:00001004cf92_NS 3e +23685 clk cpu0 R X8 000000000000003E +23686 clk cpu0 IT (23650) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23686 clk cpu0 R cpsr 200003c0 +23687 clk cpu0 IS (23651) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23688 clk cpu0 IS (23652) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23689 clk cpu0 IT (23653) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23689 clk cpu0 R cpsr 000003c0 +23690 clk cpu0 IT (23654) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23691 clk cpu0 IT (23655) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23691 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23691 clk cpu0 R X9 0000000013000000 +23692 clk cpu0 IT (23656) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23692 clk cpu0 R X27 000000000004CF92 +23693 clk cpu0 IT (23657) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23693 clk cpu0 R X20 000000000004CF93 +23694 clk cpu0 IT (23658) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23694 clk cpu0 MW1 13000000:000013000000_NS 3e +23695 clk cpu0 IT (23659) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23695 clk cpu0 MR1 0004cf93:00001004cf93_NS 2d +23695 clk cpu0 R X8 000000000000002D +23696 clk cpu0 IT (23660) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23696 clk cpu0 R cpsr 200003c0 +23697 clk cpu0 IS (23661) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23698 clk cpu0 IS (23662) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23699 clk cpu0 IT (23663) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23699 clk cpu0 R cpsr 000003c0 +23700 clk cpu0 IT (23664) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23701 clk cpu0 IT (23665) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23701 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23701 clk cpu0 R X9 0000000013000000 +23702 clk cpu0 IT (23666) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23702 clk cpu0 R X27 000000000004CF93 +23703 clk cpu0 IT (23667) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23703 clk cpu0 R X20 000000000004CF94 +23704 clk cpu0 IT (23668) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23704 clk cpu0 MW1 13000000:000013000000_NS 2d +23705 clk cpu0 IT (23669) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23705 clk cpu0 MR1 0004cf94:00001004cf94_NS 2d +23705 clk cpu0 R X8 000000000000002D +23706 clk cpu0 IT (23670) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23706 clk cpu0 R cpsr 200003c0 +23707 clk cpu0 IS (23671) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23708 clk cpu0 IS (23672) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23709 clk cpu0 IT (23673) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23709 clk cpu0 R cpsr 000003c0 +23710 clk cpu0 IT (23674) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23711 clk cpu0 IT (23675) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23711 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23711 clk cpu0 R X9 0000000013000000 +23712 clk cpu0 IT (23676) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23712 clk cpu0 R X27 000000000004CF94 +23713 clk cpu0 IT (23677) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23713 clk cpu0 R X20 000000000004CF95 +23714 clk cpu0 IT (23678) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23714 clk cpu0 MW1 13000000:000013000000_NS 2d +23715 clk cpu0 IT (23679) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23715 clk cpu0 MR1 0004cf95:00001004cf95_NS 2d +23715 clk cpu0 R X8 000000000000002D +23716 clk cpu0 IT (23680) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23716 clk cpu0 R cpsr 200003c0 +23717 clk cpu0 IS (23681) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23718 clk cpu0 IS (23682) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23719 clk cpu0 IT (23683) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23719 clk cpu0 R cpsr 000003c0 +23720 clk cpu0 IT (23684) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23721 clk cpu0 IT (23685) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23721 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23721 clk cpu0 R X9 0000000013000000 +23722 clk cpu0 IT (23686) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23722 clk cpu0 R X27 000000000004CF95 +23723 clk cpu0 IT (23687) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23723 clk cpu0 R X20 000000000004CF96 +23724 clk cpu0 IT (23688) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23724 clk cpu0 MW1 13000000:000013000000_NS 2d +23725 clk cpu0 IT (23689) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23725 clk cpu0 MR1 0004cf96:00001004cf96_NS 2d +23725 clk cpu0 R X8 000000000000002D +23726 clk cpu0 IT (23690) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23726 clk cpu0 R cpsr 200003c0 +23727 clk cpu0 IS (23691) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23728 clk cpu0 IS (23692) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23729 clk cpu0 IT (23693) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23729 clk cpu0 R cpsr 000003c0 +23730 clk cpu0 IT (23694) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23731 clk cpu0 IT (23695) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23731 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23731 clk cpu0 R X9 0000000013000000 +23732 clk cpu0 IT (23696) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23732 clk cpu0 R X27 000000000004CF96 +23733 clk cpu0 IT (23697) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23733 clk cpu0 R X20 000000000004CF97 +23734 clk cpu0 IT (23698) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23734 clk cpu0 MW1 13000000:000013000000_NS 2d +23735 clk cpu0 IT (23699) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23735 clk cpu0 MR1 0004cf97:00001004cf97_NS 2d +23735 clk cpu0 R X8 000000000000002D +23736 clk cpu0 IT (23700) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23736 clk cpu0 R cpsr 200003c0 +23737 clk cpu0 IS (23701) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23738 clk cpu0 IS (23702) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23739 clk cpu0 IT (23703) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23739 clk cpu0 R cpsr 000003c0 +23740 clk cpu0 IT (23704) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23741 clk cpu0 IT (23705) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23741 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23741 clk cpu0 R X9 0000000013000000 +23742 clk cpu0 IT (23706) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +23742 clk cpu0 R X27 000000000004CF97 +23743 clk cpu0 IT (23707) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +23743 clk cpu0 R X20 000000000004CF98 +23744 clk cpu0 IT (23708) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +23744 clk cpu0 MW1 13000000:000013000000_NS 2d +23745 clk cpu0 IT (23709) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23745 clk cpu0 MR1 0004cf98:00001004cf98_NS 2d +23745 clk cpu0 R X8 000000000000002D +23746 clk cpu0 IT (23710) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23746 clk cpu0 R cpsr 200003c0 +23747 clk cpu0 IS (23711) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23748 clk cpu0 IS (23712) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23749 clk cpu0 IT (23713) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +23749 clk cpu0 R cpsr 400003c0 +23750 clk cpu0 IS (23714) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +23751 clk cpu0 IT (23715) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +23751 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +23751 clk cpu0 R X8 0000000000000000 +23752 clk cpu0 IT (23716) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +23752 clk cpu0 MR8 0004cf98:00001004cf98_NS 2d2d2d2d_2d2d2d2d +23752 clk cpu0 R X0 2D2D2D2D2D2D2D2D +23753 clk cpu0 IT (23717) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +23753 clk cpu0 R cpsr 800003c0 +23754 clk cpu0 IT (23718) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +23755 clk cpu0 IT (23719) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +23755 clk cpu0 R X27 0000000000000000 +23756 clk cpu0 IT (23720) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +23756 clk cpu0 R X28 000000000004CF98 +23757 clk cpu0 IT (23721) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +23757 clk cpu0 R X8 00000000FFFFFFF8 +23758 clk cpu0 IT (23722) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23758 clk cpu0 R cpsr 000003c0 +23758 clk cpu0 R X9 000000000000002D +23759 clk cpu0 IS (23723) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23760 clk cpu0 IT (23724) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23760 clk cpu0 R cpsr 200003c0 +23761 clk cpu0 IS (23725) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23762 clk cpu0 IT (23726) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23762 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23762 clk cpu0 R X9 0000000013000000 +23763 clk cpu0 IT (23727) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23763 clk cpu0 R cpsr 800003c0 +23763 clk cpu0 R X8 00000000FFFFFFF9 +23764 clk cpu0 IT (23728) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23764 clk cpu0 MW1 13000000:000013000000_NS 2d +23765 clk cpu0 IT (23729) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23765 clk cpu0 R X0 002D2D2D2D2D2D2D +23766 clk cpu0 IT (23730) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23767 clk cpu0 IT (23731) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23767 clk cpu0 R cpsr 000003c0 +23767 clk cpu0 R X9 000000000000002D +23768 clk cpu0 IS (23732) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23769 clk cpu0 IT (23733) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23769 clk cpu0 R cpsr 200003c0 +23770 clk cpu0 IS (23734) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23771 clk cpu0 IT (23735) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23771 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23771 clk cpu0 R X9 0000000013000000 +23772 clk cpu0 IT (23736) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23772 clk cpu0 R cpsr 800003c0 +23772 clk cpu0 R X8 00000000FFFFFFFA +23773 clk cpu0 IT (23737) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23773 clk cpu0 MW1 13000000:000013000000_NS 2d +23774 clk cpu0 IT (23738) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23774 clk cpu0 R X0 00002D2D2D2D2D2D +23775 clk cpu0 IT (23739) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23776 clk cpu0 IT (23740) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23776 clk cpu0 R cpsr 000003c0 +23776 clk cpu0 R X9 000000000000002D +23777 clk cpu0 IS (23741) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23778 clk cpu0 IT (23742) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23778 clk cpu0 R cpsr 200003c0 +23779 clk cpu0 IS (23743) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23780 clk cpu0 IT (23744) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23780 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23780 clk cpu0 R X9 0000000013000000 +23781 clk cpu0 IT (23745) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23781 clk cpu0 R cpsr 800003c0 +23781 clk cpu0 R X8 00000000FFFFFFFB +23782 clk cpu0 IT (23746) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23782 clk cpu0 MW1 13000000:000013000000_NS 2d +23783 clk cpu0 IT (23747) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23783 clk cpu0 R X0 0000002D2D2D2D2D +23784 clk cpu0 IT (23748) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23785 clk cpu0 IT (23749) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23785 clk cpu0 R cpsr 000003c0 +23785 clk cpu0 R X9 000000000000002D +23786 clk cpu0 IS (23750) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23787 clk cpu0 IT (23751) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23787 clk cpu0 R cpsr 200003c0 +23788 clk cpu0 IS (23752) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23789 clk cpu0 IT (23753) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23789 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23789 clk cpu0 R X9 0000000013000000 +23790 clk cpu0 IT (23754) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23790 clk cpu0 R cpsr 800003c0 +23790 clk cpu0 R X8 00000000FFFFFFFC +23791 clk cpu0 IT (23755) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23791 clk cpu0 MW1 13000000:000013000000_NS 2d +23792 clk cpu0 IT (23756) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23792 clk cpu0 R X0 000000002D2D2D2D +23793 clk cpu0 IT (23757) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23794 clk cpu0 IT (23758) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23794 clk cpu0 R cpsr 000003c0 +23794 clk cpu0 R X9 000000000000002D +23795 clk cpu0 IS (23759) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23796 clk cpu0 IT (23760) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23796 clk cpu0 R cpsr 200003c0 +23797 clk cpu0 IS (23761) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23798 clk cpu0 IT (23762) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23798 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23798 clk cpu0 R X9 0000000013000000 +23799 clk cpu0 IT (23763) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23799 clk cpu0 R cpsr 800003c0 +23799 clk cpu0 R X8 00000000FFFFFFFD +23800 clk cpu0 IT (23764) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23800 clk cpu0 MW1 13000000:000013000000_NS 2d +23801 clk cpu0 IT (23765) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23801 clk cpu0 R X0 00000000002D2D2D +23802 clk cpu0 IT (23766) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23803 clk cpu0 IT (23767) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23803 clk cpu0 R cpsr 000003c0 +23803 clk cpu0 R X9 000000000000002D +23804 clk cpu0 IS (23768) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23805 clk cpu0 IT (23769) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23805 clk cpu0 R cpsr 200003c0 +23806 clk cpu0 IS (23770) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23807 clk cpu0 IT (23771) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23807 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23807 clk cpu0 R X9 0000000013000000 +23808 clk cpu0 IT (23772) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23808 clk cpu0 R cpsr 800003c0 +23808 clk cpu0 R X8 00000000FFFFFFFE +23809 clk cpu0 IT (23773) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23809 clk cpu0 MW1 13000000:000013000000_NS 2d +23810 clk cpu0 IT (23774) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23810 clk cpu0 R X0 0000000000002D2D +23811 clk cpu0 IT (23775) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23812 clk cpu0 IT (23776) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23812 clk cpu0 R cpsr 000003c0 +23812 clk cpu0 R X9 000000000000002D +23813 clk cpu0 IS (23777) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23814 clk cpu0 IT (23778) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23814 clk cpu0 R cpsr 200003c0 +23815 clk cpu0 IS (23779) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23816 clk cpu0 IT (23780) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23816 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23816 clk cpu0 R X9 0000000013000000 +23817 clk cpu0 IT (23781) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23817 clk cpu0 R cpsr 800003c0 +23817 clk cpu0 R X8 00000000FFFFFFFF +23818 clk cpu0 IT (23782) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23818 clk cpu0 MW1 13000000:000013000000_NS 2d +23819 clk cpu0 IT (23783) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23819 clk cpu0 R X0 000000000000002D +23820 clk cpu0 IT (23784) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23821 clk cpu0 IT (23785) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23821 clk cpu0 R cpsr 000003c0 +23821 clk cpu0 R X9 000000000000002D +23822 clk cpu0 IS (23786) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23823 clk cpu0 IT (23787) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23823 clk cpu0 R cpsr 200003c0 +23824 clk cpu0 IS (23788) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23825 clk cpu0 IT (23789) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23825 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23825 clk cpu0 R X9 0000000013000000 +23826 clk cpu0 IT (23790) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23826 clk cpu0 R cpsr 600003c0 +23826 clk cpu0 R X8 0000000000000000 +23827 clk cpu0 IT (23791) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23827 clk cpu0 MW1 13000000:000013000000_NS 2d +23828 clk cpu0 IT (23792) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23828 clk cpu0 R X0 0000000000000000 +23829 clk cpu0 IS (23793) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23830 clk cpu0 IT (23794) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +23830 clk cpu0 MR8 0004cfa0:00001004cfa0_NS 2d2d2d2d_2d2d2d2d +23830 clk cpu0 R X0 2D2D2D2D2D2D2D2D +23830 clk cpu0 R X28 000000000004CFA0 +23831 clk cpu0 IT (23795) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +23831 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +23831 clk cpu0 R X9 0000000000000000 +23832 clk cpu0 IT (23796) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +23832 clk cpu0 R X8 0000000000000000 +23833 clk cpu0 IT (23797) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +23833 clk cpu0 R X27 0000000000000008 +23834 clk cpu0 IT (23798) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +23834 clk cpu0 R cpsr 800003c0 +23835 clk cpu0 IT (23799) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +23836 clk cpu0 IT (23800) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +23836 clk cpu0 R X8 00000000FFFFFFF8 +23837 clk cpu0 IT (23801) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23837 clk cpu0 R cpsr 000003c0 +23837 clk cpu0 R X9 000000000000002D +23838 clk cpu0 IS (23802) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23839 clk cpu0 IT (23803) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23839 clk cpu0 R cpsr 200003c0 +23840 clk cpu0 IS (23804) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23841 clk cpu0 IT (23805) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23841 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23841 clk cpu0 R X9 0000000013000000 +23842 clk cpu0 IT (23806) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23842 clk cpu0 R cpsr 800003c0 +23842 clk cpu0 R X8 00000000FFFFFFF9 +23843 clk cpu0 IT (23807) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23843 clk cpu0 MW1 13000000:000013000000_NS 2d +23844 clk cpu0 IT (23808) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23844 clk cpu0 R X0 002D2D2D2D2D2D2D +23845 clk cpu0 IT (23809) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23846 clk cpu0 IT (23810) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23846 clk cpu0 R cpsr 000003c0 +23846 clk cpu0 R X9 000000000000002D +23847 clk cpu0 IS (23811) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23848 clk cpu0 IT (23812) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23848 clk cpu0 R cpsr 200003c0 +23849 clk cpu0 IS (23813) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23850 clk cpu0 IT (23814) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23850 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23850 clk cpu0 R X9 0000000013000000 +23851 clk cpu0 IT (23815) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23851 clk cpu0 R cpsr 800003c0 +23851 clk cpu0 R X8 00000000FFFFFFFA +23852 clk cpu0 IT (23816) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23852 clk cpu0 MW1 13000000:000013000000_NS 2d +23853 clk cpu0 IT (23817) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23853 clk cpu0 R X0 00002D2D2D2D2D2D +23854 clk cpu0 IT (23818) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23855 clk cpu0 IT (23819) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23855 clk cpu0 R cpsr 000003c0 +23855 clk cpu0 R X9 000000000000002D +23856 clk cpu0 IS (23820) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23857 clk cpu0 IT (23821) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23857 clk cpu0 R cpsr 200003c0 +23858 clk cpu0 IS (23822) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23859 clk cpu0 IT (23823) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23859 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23859 clk cpu0 R X9 0000000013000000 +23860 clk cpu0 IT (23824) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23860 clk cpu0 R cpsr 800003c0 +23860 clk cpu0 R X8 00000000FFFFFFFB +23861 clk cpu0 IT (23825) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23861 clk cpu0 MW1 13000000:000013000000_NS 2d +23862 clk cpu0 IT (23826) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23862 clk cpu0 R X0 0000002D2D2D2D2D +23863 clk cpu0 IT (23827) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23864 clk cpu0 IT (23828) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23864 clk cpu0 R cpsr 000003c0 +23864 clk cpu0 R X9 000000000000002D +23865 clk cpu0 IS (23829) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23866 clk cpu0 IT (23830) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23866 clk cpu0 R cpsr 200003c0 +23867 clk cpu0 IS (23831) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23868 clk cpu0 IT (23832) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23868 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23868 clk cpu0 R X9 0000000013000000 +23869 clk cpu0 IT (23833) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23869 clk cpu0 R cpsr 800003c0 +23869 clk cpu0 R X8 00000000FFFFFFFC +23870 clk cpu0 IT (23834) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23870 clk cpu0 MW1 13000000:000013000000_NS 2d +23871 clk cpu0 IT (23835) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23871 clk cpu0 R X0 000000002D2D2D2D +23872 clk cpu0 IT (23836) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23873 clk cpu0 IT (23837) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23873 clk cpu0 R cpsr 000003c0 +23873 clk cpu0 R X9 000000000000002D +23874 clk cpu0 IS (23838) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23875 clk cpu0 IT (23839) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23875 clk cpu0 R cpsr 200003c0 +23876 clk cpu0 IS (23840) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23877 clk cpu0 IT (23841) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23877 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23877 clk cpu0 R X9 0000000013000000 +23878 clk cpu0 IT (23842) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23878 clk cpu0 R cpsr 800003c0 +23878 clk cpu0 R X8 00000000FFFFFFFD +23879 clk cpu0 IT (23843) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23879 clk cpu0 MW1 13000000:000013000000_NS 2d +23880 clk cpu0 IT (23844) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23880 clk cpu0 R X0 00000000002D2D2D +23881 clk cpu0 IT (23845) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23882 clk cpu0 IT (23846) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23882 clk cpu0 R cpsr 000003c0 +23882 clk cpu0 R X9 000000000000002D +23883 clk cpu0 IS (23847) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23884 clk cpu0 IT (23848) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23884 clk cpu0 R cpsr 200003c0 +23885 clk cpu0 IS (23849) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23886 clk cpu0 IT (23850) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23886 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23886 clk cpu0 R X9 0000000013000000 +23887 clk cpu0 IT (23851) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23887 clk cpu0 R cpsr 800003c0 +23887 clk cpu0 R X8 00000000FFFFFFFE +23888 clk cpu0 IT (23852) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23888 clk cpu0 MW1 13000000:000013000000_NS 2d +23889 clk cpu0 IT (23853) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23889 clk cpu0 R X0 0000000000002D2D +23890 clk cpu0 IT (23854) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23891 clk cpu0 IT (23855) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23891 clk cpu0 R cpsr 000003c0 +23891 clk cpu0 R X9 000000000000002D +23892 clk cpu0 IS (23856) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23893 clk cpu0 IT (23857) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23893 clk cpu0 R cpsr 200003c0 +23894 clk cpu0 IS (23858) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23895 clk cpu0 IT (23859) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23895 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23895 clk cpu0 R X9 0000000013000000 +23896 clk cpu0 IT (23860) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23896 clk cpu0 R cpsr 800003c0 +23896 clk cpu0 R X8 00000000FFFFFFFF +23897 clk cpu0 IT (23861) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23897 clk cpu0 MW1 13000000:000013000000_NS 2d +23898 clk cpu0 IT (23862) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23898 clk cpu0 R X0 000000000000002D +23899 clk cpu0 IT (23863) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23900 clk cpu0 IT (23864) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23900 clk cpu0 R cpsr 000003c0 +23900 clk cpu0 R X9 000000000000002D +23901 clk cpu0 IS (23865) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23902 clk cpu0 IT (23866) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23902 clk cpu0 R cpsr 200003c0 +23903 clk cpu0 IS (23867) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23904 clk cpu0 IT (23868) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23904 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23904 clk cpu0 R X9 0000000013000000 +23905 clk cpu0 IT (23869) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23905 clk cpu0 R cpsr 600003c0 +23905 clk cpu0 R X8 0000000000000000 +23906 clk cpu0 IT (23870) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23906 clk cpu0 MW1 13000000:000013000000_NS 2d +23907 clk cpu0 IT (23871) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23907 clk cpu0 R X0 0000000000000000 +23908 clk cpu0 IS (23872) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23909 clk cpu0 IT (23873) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +23909 clk cpu0 MR8 0004cfa8:00001004cfa8_NS 72656e65_47000a2d +23909 clk cpu0 R X0 72656E6547000A2D +23909 clk cpu0 R X28 000000000004CFA8 +23910 clk cpu0 IT (23874) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +23910 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +23910 clk cpu0 R X9 0000000000000000 +23911 clk cpu0 IT (23875) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +23911 clk cpu0 R X8 0000000000000008 +23912 clk cpu0 IT (23876) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +23912 clk cpu0 R X27 0000000000000010 +23913 clk cpu0 IT (23877) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +23913 clk cpu0 R cpsr 800003c0 +23914 clk cpu0 IT (23878) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +23915 clk cpu0 IT (23879) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +23915 clk cpu0 R X8 00000000FFFFFFF8 +23916 clk cpu0 IT (23880) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23916 clk cpu0 R cpsr 000003c0 +23916 clk cpu0 R X9 000000000000002D +23917 clk cpu0 IS (23881) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23918 clk cpu0 IT (23882) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23918 clk cpu0 R cpsr 200003c0 +23919 clk cpu0 IS (23883) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23920 clk cpu0 IT (23884) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23920 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23920 clk cpu0 R X9 0000000013000000 +23921 clk cpu0 IT (23885) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23921 clk cpu0 R cpsr 800003c0 +23921 clk cpu0 R X8 00000000FFFFFFF9 +23922 clk cpu0 IT (23886) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23922 clk cpu0 MW1 13000000:000013000000_NS 2d +23923 clk cpu0 IT (23887) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23923 clk cpu0 R X0 0072656E6547000A +23924 clk cpu0 IT (23888) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23925 clk cpu0 IT (23889) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23925 clk cpu0 R cpsr 000003c0 +23925 clk cpu0 R X9 000000000000000A +23926 clk cpu0 IS (23890) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23927 clk cpu0 IT (23891) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +23927 clk cpu0 R cpsr 800003c0 +23928 clk cpu0 IS (23892) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +23929 clk cpu0 IT (23893) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +23929 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +23929 clk cpu0 R X9 0000000013000000 +23930 clk cpu0 IT (23894) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +23930 clk cpu0 R cpsr 800003c0 +23930 clk cpu0 R X8 00000000FFFFFFFA +TUBE CPU0: >>---------------------- +23931 clk cpu0 IT (23895) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +23931 clk cpu0 MW1 13000000:000013000000_NS 0a +23932 clk cpu0 IT (23896) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +23932 clk cpu0 R X0 000072656E654700 +23933 clk cpu0 IT (23897) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +23934 clk cpu0 IT (23898) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +23934 clk cpu0 R cpsr 400003c0 +23934 clk cpu0 R X9 0000000000000000 +23935 clk cpu0 IT (23899) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +23936 clk cpu0 IT (23900) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +23936 clk cpu0 R X8 000000000000000A +23937 clk cpu0 IT (23901) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +23937 clk cpu0 R X9 0000000000000011 +23938 clk cpu0 IT (23902) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +23938 clk cpu0 R X9 000000000004CFA9 +23939 clk cpu0 IT (23903) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +23939 clk cpu0 R cpsr 000003c0 +23940 clk cpu0 IT (23904) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +23940 clk cpu0 R X27 000000000004CFA9 +23941 clk cpu0 IT (23905) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +23941 clk cpu0 R X20 000000000004CFAA +23942 clk cpu0 IT (23906) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +23943 clk cpu0 IT (23907) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +23943 clk cpu0 MR1 0004cfaa:00001004cfaa_NS 00 +23943 clk cpu0 R X8 0000000000000000 +23944 clk cpu0 IT (23908) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +23944 clk cpu0 R cpsr 800003c0 +23945 clk cpu0 IS (23909) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +23946 clk cpu0 IT (23910) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +23947 clk cpu0 IT (23911) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +23948 clk cpu0 IT (23912) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +23948 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004cf91 +23948 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +23948 clk cpu0 R X19 000000000004CF91 +23948 clk cpu0 R X30 000000000009C560 +23949 clk cpu0 IT (23913) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +23949 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +23949 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +23949 clk cpu0 R X20 0000000003008528 +23949 clk cpu0 R X21 0000000000000000 +23950 clk cpu0 IT (23914) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +23950 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +23950 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +23950 clk cpu0 R X22 000000000004D076 +23950 clk cpu0 R X23 000000000004D06C +23951 clk cpu0 IT (23915) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +23951 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +23951 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +23951 clk cpu0 R X24 000000000004D080 +23951 clk cpu0 R X25 0000000006216000 +23952 clk cpu0 IT (23916) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +23952 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +23952 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216034 +23952 clk cpu0 R X26 0000000006216034 +23952 clk cpu0 R X27 0001000100010001 +23953 clk cpu0 IT (23917) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +23953 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +23953 clk cpu0 R X28 FF7FFF7FFF7FFF7F +23954 clk cpu0 IT (23918) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +23954 clk cpu0 R SP_EL0 0000000003045800 +23955 clk cpu0 IT (23919) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +23956 clk cpu0 IT (23920) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +23956 clk cpu0 R X0 0000000000000001 +23957 clk cpu0 IT (23921) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +23957 clk cpu0 R X1 0000000000000000 +23958 clk cpu0 IT (23922) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +23958 clk cpu0 R X2 0000000000000000 +23959 clk cpu0 IT (23923) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +23960 clk cpu0 IT (23924) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +23961 clk cpu0 IT (23925) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +23961 clk cpu0 R X0 0000000003008528 +23962 clk cpu0 IT (23926) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +23962 clk cpu0 R X30 000000000009C57C +23963 clk cpu0 IT (23927) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +23964 clk cpu0 IT (23928) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +23964 clk cpu0 R X8 0000000006216000 +23965 clk cpu0 IT (23929) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23965 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23965 clk cpu0 R X8 0000000000000001 +23966 clk cpu0 IT (23930) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +23966 clk cpu0 R cpsr 800003c0 +23967 clk cpu0 IT (23931) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +23968 clk cpu0 IT (23932) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +23969 clk cpu0 IT (23933) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +23969 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000000 +23969 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b48c +23969 clk cpu0 R X19 0000000000000000 +23969 clk cpu0 R X30 000000000009B48C +23970 clk cpu0 IT (23934) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +23970 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +23970 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +23970 clk cpu0 R X20 000000000004D0CC +23970 clk cpu0 R X21 000000000004CF91 +23971 clk cpu0 IT (23935) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +23971 clk cpu0 R SP_EL0 0000000003045890 +23972 clk cpu0 IT (23936) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +23973 clk cpu0 IT (23937) 0009b48c:00001009b48c_NS b85fc342 O EL0t_n : LDUR w2,[x26,#-4] +23973 clk cpu0 MR4 06216030:000015216030_NS 00000002 +23973 clk cpu0 R X2 0000000000000002 +23973 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 INVAL 0x000016242000_NS +23973 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0101 ALLOC 0x000015216000_NS +23974 clk cpu0 IT (23938) 0009b490:00001009b490_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +23974 clk cpu0 R X0 0000000000000000 +23975 clk cpu0 IT (23939) 0009b494:00001009b494_NS aa1603e1 O EL0t_n : MOV x1,x22 +23975 clk cpu0 R X1 000000000004D076 +23976 clk cpu0 IT (23940) 0009b498:00001009b498_NS 9400040d O EL0t_n : BL 0x9c4cc +23976 clk cpu0 R X30 000000000009B49C +23977 clk cpu0 IT (23941) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +23977 clk cpu0 R SP_EL0 0000000003045800 +23978 clk cpu0 IT (23942) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +23978 clk cpu0 R X8 0000000006216000 +23979 clk cpu0 IT (23943) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +23979 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +23979 clk cpu0 R X8 0000000000000003 +23980 clk cpu0 IT (23944) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +23980 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +23980 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +23981 clk cpu0 IT (23945) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +23981 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +23981 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b49c +23982 clk cpu0 IT (23946) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +23982 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000002 +23982 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +23983 clk cpu0 IT (23947) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +23983 clk cpu0 R cpsr 200003c0 +23984 clk cpu0 IT (23948) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +23984 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +23984 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +23985 clk cpu0 IT (23949) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +23985 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +23985 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +23986 clk cpu0 IT (23950) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +23986 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +23986 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +23987 clk cpu0 IT (23951) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +23987 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +23987 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +23988 clk cpu0 IS (23952) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +23989 clk cpu0 IT (23953) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +23989 clk cpu0 R X20 0000000003008000 +23990 clk cpu0 IT (23954) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +23990 clk cpu0 R X20 0000000003008528 +23991 clk cpu0 IT (23955) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +23991 clk cpu0 R X0 0000000003008528 +23992 clk cpu0 IT (23956) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +23992 clk cpu0 R X19 000000000004D076 +23993 clk cpu0 IT (23957) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +23993 clk cpu0 R X30 000000000009C510 +23994 clk cpu0 IT (23958) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +23994 clk cpu0 R X8 0000000006216000 +23995 clk cpu0 IT (23959) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +23995 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +23995 clk cpu0 R X8 0000000000000001 +23996 clk cpu0 IT (23960) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +23996 clk cpu0 R cpsr 800003c0 +23997 clk cpu0 IT (23961) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +23998 clk cpu0 IT (23962) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +23999 clk cpu0 IT (23963) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +23999 clk cpu0 R X9 0000000003045800 +24000 clk cpu0 IT (23964) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +24000 clk cpu0 R X8 00000000FFFFFFD0 +24001 clk cpu0 IT (23965) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +24001 clk cpu0 R X10 0000000003045890 +24002 clk cpu0 IT (23966) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +24002 clk cpu0 R X9 0000000003045830 +24003 clk cpu0 IT (23967) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +24003 clk cpu0 R X0 0000000000000000 +24004 clk cpu0 IT (23968) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +24004 clk cpu0 R X1 0000000000000000 +24005 clk cpu0 IT (23969) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +24005 clk cpu0 R X2 0000000000000000 +24006 clk cpu0 IT (23970) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +24006 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +24007 clk cpu0 IT (23971) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +24007 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +24007 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +24008 clk cpu0 IT (23972) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +24009 clk cpu0 IT (23973) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +24009 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +24009 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +24009 clk cpu0 R X8 0000000000000000 +24009 clk cpu0 R X10 0000000003045830 +24010 clk cpu0 IT (23974) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +24010 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +24010 clk cpu0 R X9 0000000003045890 +24011 clk cpu0 IT (23975) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +24011 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +24011 clk cpu0 R X11 00000000FFFFFFD0 +24012 clk cpu0 IT (23976) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +24012 clk cpu0 R X21 0000000000000000 +24013 clk cpu0 IT (23977) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +24013 clk cpu0 R X1 0000000003045830 +24014 clk cpu0 IT (23978) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +24014 clk cpu0 R X0 000000000004D076 +24015 clk cpu0 IT (23979) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +24015 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +24015 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +24016 clk cpu0 IT (23980) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +24016 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +24017 clk cpu0 IT (23981) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +24017 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +24018 clk cpu0 IT (23982) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +24018 clk cpu0 R X30 000000000009C560 +24019 clk cpu0 IT (23983) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +24019 clk cpu0 R SP_EL0 0000000003045760 +24020 clk cpu0 IT (23984) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +24020 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d076 +24020 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +24021 clk cpu0 IT (23985) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +24021 clk cpu0 R X19 0000000003045830 +24022 clk cpu0 IT (23986) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +24022 clk cpu0 R X1 000000000004C000 +24023 clk cpu0 IT (23987) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +24023 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +24023 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +24024 clk cpu0 IT (23988) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +24024 clk cpu0 R X20 000000000004D076 +24025 clk cpu0 IT (23989) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +24025 clk cpu0 R X1 000000000004C00B +24026 clk cpu0 IT (23990) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +24026 clk cpu0 R X0 0000000003045764 +24027 clk cpu0 IT (23991) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +24027 clk cpu0 R X2 000000000000003B +24028 clk cpu0 IT (23992) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +24028 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +24029 clk cpu0 IT (23993) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +24029 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +24029 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216034 +24030 clk cpu0 IT (23994) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +24030 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +24030 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +24031 clk cpu0 IT (23995) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +24031 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +24031 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +24032 clk cpu0 IT (23996) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +24032 clk cpu0 R X30 0000000000092B80 +24033 clk cpu0 IT (23997) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +24033 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +24033 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +24033 clk cpu0 R SP_EL0 0000000003045750 +24034 clk cpu0 IT (23998) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +24034 clk cpu0 R X19 0000000003045764 +24035 clk cpu0 IT (23999) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +24035 clk cpu0 R X30 00000000000104DC +24036 clk cpu0 IT (24000) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +24036 clk cpu0 R cpsr 200003c0 +24037 clk cpu0 IS (24001) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +24038 clk cpu0 IT (24002) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +24038 clk cpu0 R cpsr 400003c0 +24039 clk cpu0 IT (24003) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +24040 clk cpu0 IT (24004) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +24040 clk cpu0 R cpsr 000003c0 +24040 clk cpu0 R X10 0000000000000003 +24041 clk cpu0 IS (24005) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +24042 clk cpu0 IT (24006) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +24042 clk cpu0 R X9 0000000000000020 +24043 clk cpu0 IT (24007) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +24043 clk cpu0 R X8 000000000004C008 +24044 clk cpu0 IT (24008) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +24044 clk cpu0 R cpsr 200003c0 +24045 clk cpu0 IT (24009) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +24045 clk cpu0 R X9 0000000000000008 +24046 clk cpu0 IS (24010) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +24047 clk cpu0 IT (24011) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +24047 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +24047 clk cpu0 R X12 000000000A00000A +24048 clk cpu0 IT (24012) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +24048 clk cpu0 R X10 0000000000000018 +24049 clk cpu0 IT (24013) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +24049 clk cpu0 R X11 000000000000003B +24050 clk cpu0 IT (24014) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24050 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +24050 clk cpu0 R X8 000000000004C00C +24050 clk cpu0 R X13 000000006F727245 +24051 clk cpu0 IT (24015) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24051 clk cpu0 R X12 000000000000000A +24052 clk cpu0 IT (24016) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24052 clk cpu0 R X11 0000000000000037 +24053 clk cpu0 IT (24017) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24053 clk cpu0 R cpsr 200003c0 +24054 clk cpu0 IT (24018) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24054 clk cpu0 R X14 0000000072724500 +24055 clk cpu0 IT (24019) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24055 clk cpu0 R X12 000000007272450A +24056 clk cpu0 IT (24020) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24056 clk cpu0 MW4 03045764:000000845764_NS 7272450a +24056 clk cpu0 R X0 0000000003045768 +24057 clk cpu0 IT (24021) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24057 clk cpu0 R X12 000000006F727245 +24058 clk cpu0 IT (24022) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24059 clk cpu0 IT (24023) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24059 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +24059 clk cpu0 R X8 000000000004C010 +24059 clk cpu0 R X13 0000000049203A72 +24060 clk cpu0 IT (24024) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24060 clk cpu0 R X12 000000000000006F +24061 clk cpu0 IT (24025) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24061 clk cpu0 R X11 0000000000000033 +24062 clk cpu0 IT (24026) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24062 clk cpu0 R cpsr 200003c0 +24063 clk cpu0 IT (24027) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24063 clk cpu0 R X14 00000000203A7200 +24064 clk cpu0 IT (24028) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24064 clk cpu0 R X12 00000000203A726F +24065 clk cpu0 IT (24029) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24065 clk cpu0 MW4 03045768:000000845768_NS 203a726f +24065 clk cpu0 R X0 000000000304576C +24066 clk cpu0 IT (24030) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24066 clk cpu0 R X12 0000000049203A72 +24067 clk cpu0 IT (24031) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24068 clk cpu0 IT (24032) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24068 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +24068 clk cpu0 R X8 000000000004C014 +24068 clk cpu0 R X13 0000000067656C6C +24069 clk cpu0 IT (24033) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24069 clk cpu0 R X12 0000000000000049 +24070 clk cpu0 IT (24034) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24070 clk cpu0 R X11 000000000000002F +24071 clk cpu0 IT (24035) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24071 clk cpu0 R cpsr 200003c0 +24072 clk cpu0 IT (24036) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24072 clk cpu0 R X14 00000000656C6C00 +24073 clk cpu0 IT (24037) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24073 clk cpu0 R X12 00000000656C6C49 +24074 clk cpu0 IT (24038) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24074 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +24074 clk cpu0 R X0 0000000003045770 +24075 clk cpu0 IT (24039) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24075 clk cpu0 R X12 0000000067656C6C +24076 clk cpu0 IT (24040) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24077 clk cpu0 IT (24041) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24077 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +24077 clk cpu0 R X8 000000000004C018 +24077 clk cpu0 R X13 0000000066206C61 +24078 clk cpu0 IT (24042) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24078 clk cpu0 R X12 0000000000000067 +24079 clk cpu0 IT (24043) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24079 clk cpu0 R X11 000000000000002B +24080 clk cpu0 IT (24044) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24080 clk cpu0 R cpsr 200003c0 +24081 clk cpu0 IT (24045) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24081 clk cpu0 R X14 00000000206C6100 +24082 clk cpu0 IT (24046) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24082 clk cpu0 R X12 00000000206C6167 +24083 clk cpu0 IT (24047) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24083 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +24083 clk cpu0 R X0 0000000003045774 +24084 clk cpu0 IT (24048) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24084 clk cpu0 R X12 0000000066206C61 +24085 clk cpu0 IT (24049) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24086 clk cpu0 IT (24050) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24086 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +24086 clk cpu0 R X8 000000000004C01C +24086 clk cpu0 R X13 00000000616D726F +24087 clk cpu0 IT (24051) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24087 clk cpu0 R X12 0000000000000066 +24088 clk cpu0 IT (24052) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24088 clk cpu0 R X11 0000000000000027 +24089 clk cpu0 IT (24053) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24089 clk cpu0 R cpsr 200003c0 +24090 clk cpu0 IT (24054) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24090 clk cpu0 R X14 000000006D726F00 +24091 clk cpu0 IT (24055) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24091 clk cpu0 R X12 000000006D726F66 +24092 clk cpu0 IT (24056) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24092 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +24092 clk cpu0 R X0 0000000003045778 +24093 clk cpu0 IT (24057) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24093 clk cpu0 R X12 00000000616D726F +24094 clk cpu0 IT (24058) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24095 clk cpu0 IT (24059) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24095 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +24095 clk cpu0 R X8 000000000004C020 +24095 clk cpu0 R X13 0000000070732074 +24096 clk cpu0 IT (24060) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24096 clk cpu0 R X12 0000000000000061 +24097 clk cpu0 IT (24061) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24097 clk cpu0 R X11 0000000000000023 +24098 clk cpu0 IT (24062) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24098 clk cpu0 R cpsr 200003c0 +24099 clk cpu0 IT (24063) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24099 clk cpu0 R X14 0000000073207400 +24100 clk cpu0 IT (24064) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24100 clk cpu0 R X12 0000000073207461 +24101 clk cpu0 IT (24065) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24101 clk cpu0 MW4 03045778:000000845778_NS 73207461 +24101 clk cpu0 R X0 000000000304577C +24102 clk cpu0 IT (24066) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24102 clk cpu0 R X12 0000000070732074 +24103 clk cpu0 IT (24067) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24104 clk cpu0 IT (24068) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24104 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +24104 clk cpu0 R X8 000000000004C024 +24104 clk cpu0 R X13 0000000066696365 +24105 clk cpu0 IT (24069) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24105 clk cpu0 R X12 0000000000000070 +24106 clk cpu0 IT (24070) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24106 clk cpu0 R X11 000000000000001F +24107 clk cpu0 IT (24071) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24107 clk cpu0 R cpsr 200003c0 +24108 clk cpu0 IT (24072) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24108 clk cpu0 R X14 0000000069636500 +24109 clk cpu0 IT (24073) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24109 clk cpu0 R X12 0000000069636570 +24110 clk cpu0 IT (24074) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24110 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +24110 clk cpu0 R X0 0000000003045780 +24111 clk cpu0 IT (24075) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24111 clk cpu0 R X12 0000000066696365 +24112 clk cpu0 IT (24076) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24113 clk cpu0 IT (24077) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24113 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +24113 clk cpu0 R X8 000000000004C028 +24113 clk cpu0 R X13 0000000020726569 +24114 clk cpu0 IT (24078) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24114 clk cpu0 R X12 0000000000000066 +24115 clk cpu0 IT (24079) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24115 clk cpu0 R X11 000000000000001B +24116 clk cpu0 IT (24080) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24116 clk cpu0 R cpsr 200003c0 +24117 clk cpu0 IT (24081) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24117 clk cpu0 R X14 0000000072656900 +24118 clk cpu0 IT (24082) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24118 clk cpu0 R X12 0000000072656966 +24119 clk cpu0 IT (24083) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24119 clk cpu0 MW4 03045780:000000845780_NS 72656966 +24119 clk cpu0 R X0 0000000003045784 +24120 clk cpu0 IT (24084) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24120 clk cpu0 R X12 0000000020726569 +24121 clk cpu0 IT (24085) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24122 clk cpu0 IT (24086) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24122 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +24122 clk cpu0 R X8 000000000004C02C +24122 clk cpu0 R X13 0000000064657375 +24123 clk cpu0 IT (24087) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24123 clk cpu0 R X12 0000000000000020 +24124 clk cpu0 IT (24088) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24124 clk cpu0 R X11 0000000000000017 +24125 clk cpu0 IT (24089) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24125 clk cpu0 R cpsr 200003c0 +24126 clk cpu0 IT (24090) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24126 clk cpu0 R X14 0000000065737500 +24127 clk cpu0 IT (24091) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24127 clk cpu0 R X12 0000000065737520 +24128 clk cpu0 IT (24092) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24128 clk cpu0 MW4 03045784:000000845784_NS 65737520 +24128 clk cpu0 R X0 0000000003045788 +24129 clk cpu0 IT (24093) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24129 clk cpu0 R X12 0000000064657375 +24130 clk cpu0 IT (24094) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24131 clk cpu0 IT (24095) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24131 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +24131 clk cpu0 R X8 000000000004C030 +24131 clk cpu0 R X13 000000005F27203A +24132 clk cpu0 IT (24096) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24132 clk cpu0 R X12 0000000000000064 +24133 clk cpu0 IT (24097) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24133 clk cpu0 R X11 0000000000000013 +24134 clk cpu0 IT (24098) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24134 clk cpu0 R cpsr 200003c0 +24135 clk cpu0 IT (24099) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24135 clk cpu0 R X14 0000000027203A00 +24136 clk cpu0 IT (24100) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24136 clk cpu0 R X12 0000000027203A64 +24137 clk cpu0 IT (24101) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24137 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +24137 clk cpu0 R X0 000000000304578C +24138 clk cpu0 IT (24102) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24138 clk cpu0 R X12 000000005F27203A +24139 clk cpu0 IT (24103) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24140 clk cpu0 IT (24104) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24140 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +24140 clk cpu0 R X8 000000000004C034 +24140 clk cpu0 R X13 0000000045202E27 +24141 clk cpu0 IT (24105) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24141 clk cpu0 R X12 000000000000005F +24142 clk cpu0 IT (24106) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24142 clk cpu0 R X11 000000000000000F +24143 clk cpu0 IT (24107) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24143 clk cpu0 R cpsr 200003c0 +24144 clk cpu0 IT (24108) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24144 clk cpu0 R X14 00000000202E2700 +24145 clk cpu0 IT (24109) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24145 clk cpu0 R X12 00000000202E275F +24146 clk cpu0 IT (24110) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24146 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +24146 clk cpu0 R X0 0000000003045790 +24147 clk cpu0 IT (24111) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24147 clk cpu0 R X12 0000000045202E27 +24148 clk cpu0 IT (24112) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24149 clk cpu0 IT (24113) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24149 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +24149 clk cpu0 R X8 000000000004C038 +24149 clk cpu0 R X13 000000006E69646E +24150 clk cpu0 IT (24114) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24150 clk cpu0 R X12 0000000000000045 +24151 clk cpu0 IT (24115) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24151 clk cpu0 R X11 000000000000000B +24152 clk cpu0 IT (24116) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24152 clk cpu0 R cpsr 200003c0 +24153 clk cpu0 IT (24117) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24153 clk cpu0 R X14 0000000069646E00 +24154 clk cpu0 IT (24118) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24154 clk cpu0 R X12 0000000069646E45 +24155 clk cpu0 IT (24119) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24155 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +24155 clk cpu0 R X0 0000000003045794 +24156 clk cpu0 IT (24120) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24156 clk cpu0 R X12 000000006E69646E +24157 clk cpu0 IT (24121) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24158 clk cpu0 IT (24122) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24158 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +24158 clk cpu0 R X8 000000000004C03C +24158 clk cpu0 R X13 0000000065542067 +24159 clk cpu0 IT (24123) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24159 clk cpu0 R X12 000000000000006E +24160 clk cpu0 IT (24124) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24160 clk cpu0 R X11 0000000000000007 +24161 clk cpu0 IT (24125) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24161 clk cpu0 R cpsr 200003c0 +24162 clk cpu0 IT (24126) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24162 clk cpu0 R X14 0000000054206700 +24163 clk cpu0 IT (24127) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24163 clk cpu0 R X12 000000005420676E +24164 clk cpu0 IT (24128) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24164 clk cpu0 MW4 03045794:000000845794_NS 5420676e +24164 clk cpu0 R X0 0000000003045798 +24165 clk cpu0 IT (24129) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24165 clk cpu0 R X12 0000000065542067 +24166 clk cpu0 IT (24130) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24167 clk cpu0 IT (24131) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24167 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +24167 clk cpu0 R X8 000000000004C040 +24167 clk cpu0 R X13 000000000A2E7473 +24168 clk cpu0 IT (24132) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24168 clk cpu0 R X12 0000000000000065 +24169 clk cpu0 IT (24133) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24169 clk cpu0 R X11 0000000000000003 +24170 clk cpu0 IT (24134) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24170 clk cpu0 R cpsr 600003c0 +24171 clk cpu0 IT (24135) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24171 clk cpu0 R X14 000000002E747300 +24172 clk cpu0 IT (24136) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24172 clk cpu0 R X12 000000002E747365 +24173 clk cpu0 IT (24137) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24173 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +24173 clk cpu0 R X0 000000000304579C +24174 clk cpu0 IT (24138) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24174 clk cpu0 R X12 000000000A2E7473 +24175 clk cpu0 IS (24139) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24176 clk cpu0 IT (24140) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +24176 clk cpu0 R X2 0000000000000003 +24177 clk cpu0 IT (24141) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +24177 clk cpu0 R X9 0000000000000001 +24178 clk cpu0 IT (24142) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +24178 clk cpu0 R X8 000000000004C03F +24179 clk cpu0 IT (24143) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +24179 clk cpu0 R X1 000000000004C043 +24180 clk cpu0 IT (24144) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +24180 clk cpu0 R cpsr 200003c0 +24181 clk cpu0 IS (24145) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +24182 clk cpu0 IT (24146) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +24182 clk cpu0 MR1 0004c043:00001004c043_NS 0a +24182 clk cpu0 R X8 000000000000000A +24183 clk cpu0 IT (24147) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +24183 clk cpu0 MW1 0304579c:00000084579c_NS 0a +24184 clk cpu0 IS (24148) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +24185 clk cpu0 IT (24149) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +24185 clk cpu0 MR1 0004c044:00001004c044_NS 00 +24185 clk cpu0 R X8 0000000000000000 +24186 clk cpu0 IT (24150) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +24186 clk cpu0 R cpsr 600003c0 +24187 clk cpu0 IT (24151) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +24187 clk cpu0 MW1 0304579d:00000084579d_NS 00 +24188 clk cpu0 IS (24152) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +24189 clk cpu0 IT (24153) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +24189 clk cpu0 MR1 0004c045:00001004c045_NS 00 +24189 clk cpu0 R X8 0000000000000000 +24190 clk cpu0 IT (24154) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +24190 clk cpu0 MW1 0304579e:00000084579e_NS 00 +24191 clk cpu0 IT (24155) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +24192 clk cpu0 IT (24156) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +24192 clk cpu0 R X0 0000000003045764 +24193 clk cpu0 IT (24157) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +24193 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +24193 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +24193 clk cpu0 R SP_EL0 0000000003045760 +24193 clk cpu0 R X19 0000000003045830 +24193 clk cpu0 R X30 0000000000092B80 +24194 clk cpu0 IT (24158) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +24195 clk cpu0 IT (24159) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +24195 clk cpu0 R X22 000000000004C000 +24196 clk cpu0 IT (24160) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +24196 clk cpu0 R X23 000000000004C000 +24197 clk cpu0 IT (24161) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +24197 clk cpu0 R X26 0000000000000000 +24198 clk cpu0 IT (24162) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +24198 clk cpu0 R X21 0000000003029000 +24199 clk cpu0 IT (24163) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +24199 clk cpu0 R X22 000000000004C108 +24200 clk cpu0 IT (24164) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +24200 clk cpu0 R X23 000000000004C129 +24201 clk cpu0 IT (24165) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +24201 clk cpu0 R X24 0000000003041000 +24202 clk cpu0 IT (24166) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +24202 clk cpu0 R X25 0000000006216000 +24203 clk cpu0 IT (24167) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +24204 clk cpu0 IT (24168) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24204 clk cpu0 MR1 0004d076:00001004d076_NS 3e +24204 clk cpu0 R X8 000000000000003E +24204 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0082 ALLOC 0x00001004d040_NS +24204 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1411 ALLOC 0x00001004d040_NS +24205 clk cpu0 IT (24169) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24205 clk cpu0 R cpsr 200003c0 +24206 clk cpu0 IS (24170) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24207 clk cpu0 IS (24171) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24208 clk cpu0 IT (24172) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24208 clk cpu0 R cpsr 000003c0 +24209 clk cpu0 IT (24173) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24210 clk cpu0 IT (24174) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24210 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24210 clk cpu0 R X9 0000000013000000 +24211 clk cpu0 IT (24175) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24211 clk cpu0 R X27 000000000004D076 +24212 clk cpu0 IT (24176) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24212 clk cpu0 R X20 000000000004D077 +24213 clk cpu0 IT (24177) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24213 clk cpu0 MW1 13000000:000013000000_NS 3e +24214 clk cpu0 IT (24178) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24214 clk cpu0 MR1 0004d077:00001004d077_NS 3e +24214 clk cpu0 R X8 000000000000003E +24215 clk cpu0 IT (24179) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24215 clk cpu0 R cpsr 200003c0 +24216 clk cpu0 IS (24180) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24217 clk cpu0 IS (24181) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24218 clk cpu0 IT (24182) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24218 clk cpu0 R cpsr 000003c0 +24219 clk cpu0 IT (24183) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24220 clk cpu0 IT (24184) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24220 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24220 clk cpu0 R X9 0000000013000000 +24221 clk cpu0 IT (24185) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24221 clk cpu0 R X27 000000000004D077 +24222 clk cpu0 IT (24186) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24222 clk cpu0 R X20 000000000004D078 +24223 clk cpu0 IT (24187) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24223 clk cpu0 MW1 13000000:000013000000_NS 3e +24224 clk cpu0 IT (24188) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24224 clk cpu0 MR1 0004d078:00001004d078_NS 50 +24224 clk cpu0 R X8 0000000000000050 +24225 clk cpu0 IT (24189) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24225 clk cpu0 R cpsr 200003c0 +24226 clk cpu0 IS (24190) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24227 clk cpu0 IS (24191) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24228 clk cpu0 IT (24192) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24228 clk cpu0 R cpsr 400003c0 +24229 clk cpu0 IS (24193) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24230 clk cpu0 IT (24194) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +24230 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +24230 clk cpu0 R X8 0000000000000000 +24231 clk cpu0 IT (24195) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +24231 clk cpu0 MR8 0004d078:00001004d078_NS 000a6425_203a5050 +24231 clk cpu0 R X0 000A6425203A5050 +24232 clk cpu0 IT (24196) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +24232 clk cpu0 R cpsr 800003c0 +24233 clk cpu0 IT (24197) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +24234 clk cpu0 IT (24198) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +24234 clk cpu0 R X27 0000000000000000 +24235 clk cpu0 IT (24199) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +24235 clk cpu0 R X28 000000000004D078 +24236 clk cpu0 IT (24200) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +24236 clk cpu0 R X8 00000000FFFFFFF8 +24237 clk cpu0 IT (24201) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24237 clk cpu0 R cpsr 000003c0 +24237 clk cpu0 R X9 0000000000000050 +24238 clk cpu0 IS (24202) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24239 clk cpu0 IT (24203) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24239 clk cpu0 R cpsr 200003c0 +24240 clk cpu0 IS (24204) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24241 clk cpu0 IT (24205) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24241 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24241 clk cpu0 R X9 0000000013000000 +24242 clk cpu0 IT (24206) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24242 clk cpu0 R cpsr 800003c0 +24242 clk cpu0 R X8 00000000FFFFFFF9 +24243 clk cpu0 IT (24207) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24243 clk cpu0 MW1 13000000:000013000000_NS 50 +24244 clk cpu0 IT (24208) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24244 clk cpu0 R X0 00000A6425203A50 +24245 clk cpu0 IT (24209) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24246 clk cpu0 IT (24210) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24246 clk cpu0 R cpsr 000003c0 +24246 clk cpu0 R X9 0000000000000050 +24247 clk cpu0 IS (24211) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24248 clk cpu0 IT (24212) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24248 clk cpu0 R cpsr 200003c0 +24249 clk cpu0 IS (24213) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24250 clk cpu0 IT (24214) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24250 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24250 clk cpu0 R X9 0000000013000000 +24251 clk cpu0 IT (24215) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24251 clk cpu0 R cpsr 800003c0 +24251 clk cpu0 R X8 00000000FFFFFFFA +24252 clk cpu0 IT (24216) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24252 clk cpu0 MW1 13000000:000013000000_NS 50 +24253 clk cpu0 IT (24217) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24253 clk cpu0 R X0 0000000A6425203A +24254 clk cpu0 IT (24218) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24255 clk cpu0 IT (24219) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24255 clk cpu0 R cpsr 000003c0 +24255 clk cpu0 R X9 000000000000003A +24256 clk cpu0 IS (24220) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24257 clk cpu0 IT (24221) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24257 clk cpu0 R cpsr 200003c0 +24258 clk cpu0 IS (24222) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24259 clk cpu0 IT (24223) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24259 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24259 clk cpu0 R X9 0000000013000000 +24260 clk cpu0 IT (24224) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24260 clk cpu0 R cpsr 800003c0 +24260 clk cpu0 R X8 00000000FFFFFFFB +24261 clk cpu0 IT (24225) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24261 clk cpu0 MW1 13000000:000013000000_NS 3a +24262 clk cpu0 IT (24226) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24262 clk cpu0 R X0 000000000A642520 +24263 clk cpu0 IT (24227) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24264 clk cpu0 IT (24228) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24264 clk cpu0 R cpsr 000003c0 +24264 clk cpu0 R X9 0000000000000020 +24265 clk cpu0 IS (24229) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24266 clk cpu0 IT (24230) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24266 clk cpu0 R cpsr 800003c0 +24267 clk cpu0 IS (24231) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24268 clk cpu0 IT (24232) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24268 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24268 clk cpu0 R X9 0000000013000000 +24269 clk cpu0 IT (24233) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24269 clk cpu0 R cpsr 800003c0 +24269 clk cpu0 R X8 00000000FFFFFFFC +24270 clk cpu0 IT (24234) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24270 clk cpu0 MW1 13000000:000013000000_NS 20 +24271 clk cpu0 IT (24235) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24271 clk cpu0 R X0 00000000000A6425 +24272 clk cpu0 IT (24236) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24273 clk cpu0 IT (24237) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24273 clk cpu0 R cpsr 000003c0 +24273 clk cpu0 R X9 0000000000000025 +24274 clk cpu0 IS (24238) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24275 clk cpu0 IT (24239) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24275 clk cpu0 R cpsr 600003c0 +24276 clk cpu0 IT (24240) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24277 clk cpu0 IT (24241) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +24277 clk cpu0 R X8 00000000FFFFFFFC +24278 clk cpu0 IT (24242) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +24278 clk cpu0 R X9 0000000000000003 +24279 clk cpu0 IT (24243) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +24279 clk cpu0 R X9 000000000004D07B +24280 clk cpu0 IT (24244) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +24280 clk cpu0 R cpsr 200003c0 +24281 clk cpu0 IT (24245) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +24281 clk cpu0 R X27 000000000004D07B +24282 clk cpu0 IT (24246) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +24282 clk cpu0 R X20 000000000004D07C +24283 clk cpu0 IT (24247) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +24284 clk cpu0 IT (24248) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24284 clk cpu0 MR1 0004d07c:00001004d07c_NS 25 +24284 clk cpu0 R X8 0000000000000025 +24285 clk cpu0 IT (24249) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24285 clk cpu0 R cpsr 600003c0 +24286 clk cpu0 IT (24250) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24287 clk cpu0 IT (24251) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +24287 clk cpu0 MW4 03029734:000000829734_NS 00000000 +24288 clk cpu0 IT (24252) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +24288 clk cpu0 R X27 000000000004D07C +24289 clk cpu0 IT (24253) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +24289 clk cpu0 MR1 0004d07d:00001004d07d_NS 64 +24289 clk cpu0 R X27 000000000004D07D +24289 clk cpu0 R X28 0000000000000064 +24290 clk cpu0 IT (24254) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +24290 clk cpu0 R cpsr 200003c0 +24291 clk cpu0 IS (24255) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +24292 clk cpu0 IT (24256) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +24293 clk cpu0 IT (24257) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +24293 clk cpu0 R X8 000000000000000C +24294 clk cpu0 IT (24258) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +24294 clk cpu0 R cpsr 800003c0 +24295 clk cpu0 IS (24259) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +24296 clk cpu0 IT (24260) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +24296 clk cpu0 R X9 0000000000092CE0 +24297 clk cpu0 IT (24261) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +24297 clk cpu0 MR1 0004c114:00001004c114_NS 0e +24297 clk cpu0 R X10 000000000000000E +24298 clk cpu0 IT (24262) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +24298 clk cpu0 R X9 0000000000092D18 +24299 clk cpu0 IT (24263) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +24299 clk cpu0 R cpsr 800007c0 +24300 clk cpu0 IT (24264) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +24300 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +24300 clk cpu0 R cpsr 800003c0 +24300 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +24301 clk cpu0 IS (24265) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +24302 clk cpu0 IT (24266) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +24302 clk cpu0 R X9 00000000FFFFFFD8 +24303 clk cpu0 IT (24267) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +24303 clk cpu0 R cpsr a00003c0 +24304 clk cpu0 IT (24268) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +24304 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +24305 clk cpu0 IT (24269) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +24306 clk cpu0 IT (24270) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +24306 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +24306 clk cpu0 R X9 0000000003045830 +24307 clk cpu0 IT (24271) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +24307 clk cpu0 R X8 0000000003045800 +24308 clk cpu0 IT (24272) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +24309 clk cpu0 IT (24273) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +24309 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000002 +24309 clk cpu0 R X0 0000000000000002 +24310 clk cpu0 IT (24274) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +24310 clk cpu0 R X1 000000000000000A +24311 clk cpu0 IT (24275) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +24311 clk cpu0 R X30 0000000000092D48 +24312 clk cpu0 IT (24276) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +24312 clk cpu0 R SP_EL0 0000000003045740 +24313 clk cpu0 IT (24277) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +24313 clk cpu0 R X8 3030303030303030 +24314 clk cpu0 IT (24278) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +24314 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +24314 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +24315 clk cpu0 IT (24279) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +24315 clk cpu0 MW4 03045758:000000845758_NS 30303030 +24316 clk cpu0 IS (24280) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +24316 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b5 INVAL 0x000010015680 +24316 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00b5 ALLOC 0x000010095680_NS +24317 clk cpu0 IT (24281) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +24317 clk cpu0 R X11 0000000000000000 +24318 clk cpu0 IT (24282) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +24318 clk cpu0 R X8 000000000000000A +24319 clk cpu0 IT (24283) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +24319 clk cpu0 R X9 0000000000000101 +24320 clk cpu0 IT (24284) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +24320 clk cpu0 R X10 0000000003045748 +24321 clk cpu0 IT (24285) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +24321 clk cpu0 R X12 0000000000000000 +24322 clk cpu0 IT (24286) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +24322 clk cpu0 R X13 0000000000000002 +24323 clk cpu0 IT (24287) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +24323 clk cpu0 R cpsr 800003c0 +24324 clk cpu0 IT (24288) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +24324 clk cpu0 R X14 0000000000000000 +24325 clk cpu0 IT (24289) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +24325 clk cpu0 R X13 0000000000000002 +24326 clk cpu0 IT (24290) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +24326 clk cpu0 R X13 0000000000000032 +24327 clk cpu0 IT (24291) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +24327 clk cpu0 R cpsr 800003c0 +24328 clk cpu0 IT (24292) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +24328 clk cpu0 MW1 03045748:000000845748_NS 32 +24329 clk cpu0 IT (24293) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +24329 clk cpu0 R X11 0000000000000001 +24330 clk cpu0 IT (24294) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +24330 clk cpu0 R X0 0000000000000000 +24331 clk cpu0 IS (24295) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +24332 clk cpu0 IT (24296) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +24333 clk cpu0 IT (24297) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +24333 clk cpu0 R X8 0000000003029000 +24334 clk cpu0 IT (24298) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +24334 clk cpu0 MR4 03029734:000000829734_NS 00000000 +24334 clk cpu0 R X8 0000000000000000 +24335 clk cpu0 IT (24299) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +24335 clk cpu0 R cpsr 800003c0 +24336 clk cpu0 IT (24300) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +24336 clk cpu0 R X8 0000000000000001 +24337 clk cpu0 IT (24301) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +24337 clk cpu0 R cpsr 600003c0 +24338 clk cpu0 IS (24302) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +24339 clk cpu0 IT (24303) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +24339 clk cpu0 R X9 0000000003045748 +24340 clk cpu0 IT (24304) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +24340 clk cpu0 R X8 0000000000000001 +24341 clk cpu0 IT (24305) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +24341 clk cpu0 R X9 0000000003045747 +24342 clk cpu0 IT (24306) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +24342 clk cpu0 R X10 0000000006216000 +24343 clk cpu0 IT (24307) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +24343 clk cpu0 MR1 03045748:000000845748_NS 32 +24343 clk cpu0 R X11 0000000000000032 +24344 clk cpu0 IT (24308) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +24344 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24344 clk cpu0 R X12 0000000013000000 +24345 clk cpu0 IT (24309) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +24345 clk cpu0 R X8 0000000000000000 +24346 clk cpu0 IT (24310) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +24346 clk cpu0 R cpsr 600003c0 +24347 clk cpu0 IT (24311) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +24347 clk cpu0 MW1 13000000:000013000000_NS 32 +24348 clk cpu0 IS (24312) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +24349 clk cpu0 IT (24313) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +24349 clk cpu0 R SP_EL0 0000000003045760 +24350 clk cpu0 IT (24314) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +24351 clk cpu0 IT (24315) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +24351 clk cpu0 R X20 000000000004D07E +24352 clk cpu0 IT (24316) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +24353 clk cpu0 IT (24317) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24353 clk cpu0 MR1 0004d07e:00001004d07e_NS 0a +24353 clk cpu0 R X8 000000000000000A +24354 clk cpu0 IT (24318) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24354 clk cpu0 R cpsr 800003c0 +24355 clk cpu0 IS (24319) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24356 clk cpu0 IS (24320) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24357 clk cpu0 IT (24321) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24357 clk cpu0 R cpsr 000003c0 +24358 clk cpu0 IT (24322) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24359 clk cpu0 IT (24323) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24359 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24359 clk cpu0 R X9 0000000013000000 +24360 clk cpu0 IT (24324) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24360 clk cpu0 R X27 000000000004D07E +24361 clk cpu0 IT (24325) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24361 clk cpu0 R X20 000000000004D07F +TUBE CPU0: >>PP: 2 +24362 clk cpu0 IT (24326) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24362 clk cpu0 MW1 13000000:000013000000_NS 0a +24363 clk cpu0 IT (24327) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24363 clk cpu0 MR1 0004d07f:00001004d07f_NS 00 +24363 clk cpu0 R X8 0000000000000000 +24364 clk cpu0 IT (24328) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24364 clk cpu0 R cpsr 800003c0 +24365 clk cpu0 IS (24329) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24366 clk cpu0 IT (24330) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24367 clk cpu0 IT (24331) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +24368 clk cpu0 IT (24332) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +24368 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d076 +24368 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +24368 clk cpu0 R X19 000000000004D076 +24368 clk cpu0 R X30 000000000009C560 +24369 clk cpu0 IT (24333) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +24369 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +24369 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +24369 clk cpu0 R X20 0000000003008528 +24369 clk cpu0 R X21 0000000000000000 +24370 clk cpu0 IT (24334) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +24370 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +24370 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +24370 clk cpu0 R X22 000000000004D076 +24370 clk cpu0 R X23 000000000004D06C +24371 clk cpu0 IT (24335) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +24371 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +24371 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +24371 clk cpu0 R X24 000000000004D080 +24371 clk cpu0 R X25 0000000006216000 +24372 clk cpu0 IT (24336) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +24372 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +24372 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216034 +24372 clk cpu0 R X26 0000000006216034 +24372 clk cpu0 R X27 0001000100010001 +24373 clk cpu0 IT (24337) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +24373 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +24373 clk cpu0 R X28 FF7FFF7FFF7FFF7F +24374 clk cpu0 IT (24338) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +24374 clk cpu0 R SP_EL0 0000000003045800 +24375 clk cpu0 IT (24339) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +24376 clk cpu0 IT (24340) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +24376 clk cpu0 R X0 0000000000000001 +24377 clk cpu0 IT (24341) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +24377 clk cpu0 R X1 0000000000000000 +24378 clk cpu0 IT (24342) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +24378 clk cpu0 R X2 0000000000000000 +24379 clk cpu0 IT (24343) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +24380 clk cpu0 IT (24344) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +24381 clk cpu0 IT (24345) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +24381 clk cpu0 R X0 0000000003008528 +24382 clk cpu0 IT (24346) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +24382 clk cpu0 R X30 000000000009C57C +24383 clk cpu0 IT (24347) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +24384 clk cpu0 IT (24348) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +24384 clk cpu0 R X8 0000000006216000 +24385 clk cpu0 IT (24349) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +24385 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +24385 clk cpu0 R X8 0000000000000001 +24386 clk cpu0 IT (24350) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +24386 clk cpu0 R cpsr 800003c0 +24387 clk cpu0 IT (24351) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +24388 clk cpu0 IT (24352) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +24389 clk cpu0 IT (24353) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +24389 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000000 +24389 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b49c +24389 clk cpu0 R X19 0000000000000000 +24389 clk cpu0 R X30 000000000009B49C +24390 clk cpu0 IT (24354) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +24390 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +24390 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +24390 clk cpu0 R X20 000000000004D0CC +24390 clk cpu0 R X21 000000000004CF91 +24391 clk cpu0 IT (24355) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +24391 clk cpu0 R SP_EL0 0000000003045890 +24392 clk cpu0 IT (24356) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +24393 clk cpu0 IT (24357) 0009b49c:00001009b49c_NS b9400342 O EL0t_n : LDR w2,[x26,#0] +24393 clk cpu0 MR4 06216034:000015216034_NS 00000000 +24393 clk cpu0 R X2 0000000000000000 +24394 clk cpu0 IT (24358) 0009b4a0:00001009b4a0_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +24394 clk cpu0 R X0 0000000000000000 +24395 clk cpu0 IT (24359) 0009b4a4:00001009b4a4_NS aa1703e1 O EL0t_n : MOV x1,x23 +24395 clk cpu0 R X1 000000000004D06C +24396 clk cpu0 IT (24360) 0009b4a8:00001009b4a8_NS 94000409 O EL0t_n : BL 0x9c4cc +24396 clk cpu0 R X30 000000000009B4AC +24397 clk cpu0 IT (24361) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +24397 clk cpu0 R SP_EL0 0000000003045800 +24398 clk cpu0 IT (24362) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +24398 clk cpu0 R X8 0000000006216000 +24399 clk cpu0 IT (24363) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +24399 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +24399 clk cpu0 R X8 0000000000000003 +24400 clk cpu0 IT (24364) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +24400 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +24400 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +24401 clk cpu0 IT (24365) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +24401 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +24401 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b4ac +24402 clk cpu0 IT (24366) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +24402 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +24402 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +24403 clk cpu0 IT (24367) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +24403 clk cpu0 R cpsr 200003c0 +24404 clk cpu0 IT (24368) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +24404 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +24404 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +24405 clk cpu0 IT (24369) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +24405 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +24405 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +24406 clk cpu0 IT (24370) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +24406 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +24406 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +24407 clk cpu0 IT (24371) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +24407 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +24407 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +24408 clk cpu0 IS (24372) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +24409 clk cpu0 IT (24373) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +24409 clk cpu0 R X20 0000000003008000 +24410 clk cpu0 IT (24374) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +24410 clk cpu0 R X20 0000000003008528 +24411 clk cpu0 IT (24375) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +24411 clk cpu0 R X0 0000000003008528 +24412 clk cpu0 IT (24376) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +24412 clk cpu0 R X19 000000000004D06C +24413 clk cpu0 IT (24377) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +24413 clk cpu0 R X30 000000000009C510 +24414 clk cpu0 IT (24378) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +24414 clk cpu0 R X8 0000000006216000 +24415 clk cpu0 IT (24379) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +24415 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +24415 clk cpu0 R X8 0000000000000001 +24416 clk cpu0 IT (24380) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +24416 clk cpu0 R cpsr 800003c0 +24417 clk cpu0 IT (24381) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +24418 clk cpu0 IT (24382) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +24419 clk cpu0 IT (24383) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +24419 clk cpu0 R X9 0000000003045800 +24420 clk cpu0 IT (24384) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +24420 clk cpu0 R X8 00000000FFFFFFD0 +24421 clk cpu0 IT (24385) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +24421 clk cpu0 R X10 0000000003045890 +24422 clk cpu0 IT (24386) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +24422 clk cpu0 R X9 0000000003045830 +24423 clk cpu0 IT (24387) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +24423 clk cpu0 R X0 0000000000000000 +24424 clk cpu0 IT (24388) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +24424 clk cpu0 R X1 0000000000000000 +24425 clk cpu0 IT (24389) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +24425 clk cpu0 R X2 0000000000000000 +24426 clk cpu0 IT (24390) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +24426 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +24427 clk cpu0 IT (24391) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +24427 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +24427 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +24428 clk cpu0 IT (24392) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +24429 clk cpu0 IT (24393) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +24429 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +24429 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +24429 clk cpu0 R X8 0000000000000000 +24429 clk cpu0 R X10 0000000003045830 +24430 clk cpu0 IT (24394) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +24430 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +24430 clk cpu0 R X9 0000000003045890 +24431 clk cpu0 IT (24395) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +24431 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +24431 clk cpu0 R X11 00000000FFFFFFD0 +24432 clk cpu0 IT (24396) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +24432 clk cpu0 R X21 0000000000000000 +24433 clk cpu0 IT (24397) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +24433 clk cpu0 R X1 0000000003045830 +24434 clk cpu0 IT (24398) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +24434 clk cpu0 R X0 000000000004D06C +24435 clk cpu0 IT (24399) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +24435 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +24435 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +24436 clk cpu0 IT (24400) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +24436 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +24437 clk cpu0 IT (24401) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +24437 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +24438 clk cpu0 IT (24402) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +24438 clk cpu0 R X30 000000000009C560 +24439 clk cpu0 IT (24403) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +24439 clk cpu0 R SP_EL0 0000000003045760 +24440 clk cpu0 IT (24404) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +24440 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d06c +24440 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +24441 clk cpu0 IT (24405) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +24441 clk cpu0 R X19 0000000003045830 +24442 clk cpu0 IT (24406) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +24442 clk cpu0 R X1 000000000004C000 +24443 clk cpu0 IT (24407) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +24443 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +24443 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +24444 clk cpu0 IT (24408) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +24444 clk cpu0 R X20 000000000004D06C +24445 clk cpu0 IT (24409) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +24445 clk cpu0 R X1 000000000004C00B +24446 clk cpu0 IT (24410) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +24446 clk cpu0 R X0 0000000003045764 +24447 clk cpu0 IT (24411) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +24447 clk cpu0 R X2 000000000000003B +24448 clk cpu0 IT (24412) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +24448 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +24449 clk cpu0 IT (24413) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +24449 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +24449 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216034 +24450 clk cpu0 IT (24414) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +24450 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +24450 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +24451 clk cpu0 IT (24415) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +24451 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +24451 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +24452 clk cpu0 IT (24416) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +24452 clk cpu0 R X30 0000000000092B80 +24453 clk cpu0 IT (24417) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +24453 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +24453 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +24453 clk cpu0 R SP_EL0 0000000003045750 +24454 clk cpu0 IT (24418) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +24454 clk cpu0 R X19 0000000003045764 +24455 clk cpu0 IT (24419) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +24455 clk cpu0 R X30 00000000000104DC +24456 clk cpu0 IT (24420) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +24456 clk cpu0 R cpsr 200003c0 +24457 clk cpu0 IS (24421) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +24458 clk cpu0 IT (24422) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +24458 clk cpu0 R cpsr 400003c0 +24459 clk cpu0 IT (24423) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +24460 clk cpu0 IT (24424) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +24460 clk cpu0 R cpsr 000003c0 +24460 clk cpu0 R X10 0000000000000003 +24461 clk cpu0 IS (24425) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +24462 clk cpu0 IT (24426) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +24462 clk cpu0 R X9 0000000000000020 +24463 clk cpu0 IT (24427) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +24463 clk cpu0 R X8 000000000004C008 +24464 clk cpu0 IT (24428) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +24464 clk cpu0 R cpsr 200003c0 +24465 clk cpu0 IT (24429) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +24465 clk cpu0 R X9 0000000000000008 +24466 clk cpu0 IS (24430) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +24467 clk cpu0 IT (24431) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +24467 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +24467 clk cpu0 R X12 000000000A00000A +24468 clk cpu0 IT (24432) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +24468 clk cpu0 R X10 0000000000000018 +24469 clk cpu0 IT (24433) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +24469 clk cpu0 R X11 000000000000003B +24470 clk cpu0 IT (24434) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24470 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +24470 clk cpu0 R X8 000000000004C00C +24470 clk cpu0 R X13 000000006F727245 +24471 clk cpu0 IT (24435) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24471 clk cpu0 R X12 000000000000000A +24472 clk cpu0 IT (24436) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24472 clk cpu0 R X11 0000000000000037 +24473 clk cpu0 IT (24437) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24473 clk cpu0 R cpsr 200003c0 +24474 clk cpu0 IT (24438) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24474 clk cpu0 R X14 0000000072724500 +24475 clk cpu0 IT (24439) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24475 clk cpu0 R X12 000000007272450A +24476 clk cpu0 IT (24440) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24476 clk cpu0 MW4 03045764:000000845764_NS 7272450a +24476 clk cpu0 R X0 0000000003045768 +24477 clk cpu0 IT (24441) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24477 clk cpu0 R X12 000000006F727245 +24478 clk cpu0 IT (24442) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24479 clk cpu0 IT (24443) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24479 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +24479 clk cpu0 R X8 000000000004C010 +24479 clk cpu0 R X13 0000000049203A72 +24480 clk cpu0 IT (24444) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24480 clk cpu0 R X12 000000000000006F +24481 clk cpu0 IT (24445) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24481 clk cpu0 R X11 0000000000000033 +24482 clk cpu0 IT (24446) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24482 clk cpu0 R cpsr 200003c0 +24483 clk cpu0 IT (24447) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24483 clk cpu0 R X14 00000000203A7200 +24484 clk cpu0 IT (24448) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24484 clk cpu0 R X12 00000000203A726F +24485 clk cpu0 IT (24449) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24485 clk cpu0 MW4 03045768:000000845768_NS 203a726f +24485 clk cpu0 R X0 000000000304576C +24486 clk cpu0 IT (24450) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24486 clk cpu0 R X12 0000000049203A72 +24487 clk cpu0 IT (24451) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24488 clk cpu0 IT (24452) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24488 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +24488 clk cpu0 R X8 000000000004C014 +24488 clk cpu0 R X13 0000000067656C6C +24489 clk cpu0 IT (24453) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24489 clk cpu0 R X12 0000000000000049 +24490 clk cpu0 IT (24454) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24490 clk cpu0 R X11 000000000000002F +24491 clk cpu0 IT (24455) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24491 clk cpu0 R cpsr 200003c0 +24492 clk cpu0 IT (24456) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24492 clk cpu0 R X14 00000000656C6C00 +24493 clk cpu0 IT (24457) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24493 clk cpu0 R X12 00000000656C6C49 +24494 clk cpu0 IT (24458) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24494 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +24494 clk cpu0 R X0 0000000003045770 +24495 clk cpu0 IT (24459) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24495 clk cpu0 R X12 0000000067656C6C +24496 clk cpu0 IT (24460) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24497 clk cpu0 IT (24461) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24497 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +24497 clk cpu0 R X8 000000000004C018 +24497 clk cpu0 R X13 0000000066206C61 +24498 clk cpu0 IT (24462) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24498 clk cpu0 R X12 0000000000000067 +24499 clk cpu0 IT (24463) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24499 clk cpu0 R X11 000000000000002B +24500 clk cpu0 IT (24464) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24500 clk cpu0 R cpsr 200003c0 +24501 clk cpu0 IT (24465) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24501 clk cpu0 R X14 00000000206C6100 +24502 clk cpu0 IT (24466) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24502 clk cpu0 R X12 00000000206C6167 +24503 clk cpu0 IT (24467) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24503 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +24503 clk cpu0 R X0 0000000003045774 +24504 clk cpu0 IT (24468) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24504 clk cpu0 R X12 0000000066206C61 +24505 clk cpu0 IT (24469) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24506 clk cpu0 IT (24470) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24506 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +24506 clk cpu0 R X8 000000000004C01C +24506 clk cpu0 R X13 00000000616D726F +24507 clk cpu0 IT (24471) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24507 clk cpu0 R X12 0000000000000066 +24508 clk cpu0 IT (24472) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24508 clk cpu0 R X11 0000000000000027 +24509 clk cpu0 IT (24473) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24509 clk cpu0 R cpsr 200003c0 +24510 clk cpu0 IT (24474) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24510 clk cpu0 R X14 000000006D726F00 +24511 clk cpu0 IT (24475) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24511 clk cpu0 R X12 000000006D726F66 +24512 clk cpu0 IT (24476) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24512 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +24512 clk cpu0 R X0 0000000003045778 +24513 clk cpu0 IT (24477) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24513 clk cpu0 R X12 00000000616D726F +24514 clk cpu0 IT (24478) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24515 clk cpu0 IT (24479) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24515 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +24515 clk cpu0 R X8 000000000004C020 +24515 clk cpu0 R X13 0000000070732074 +24516 clk cpu0 IT (24480) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24516 clk cpu0 R X12 0000000000000061 +24517 clk cpu0 IT (24481) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24517 clk cpu0 R X11 0000000000000023 +24518 clk cpu0 IT (24482) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24518 clk cpu0 R cpsr 200003c0 +24519 clk cpu0 IT (24483) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24519 clk cpu0 R X14 0000000073207400 +24520 clk cpu0 IT (24484) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24520 clk cpu0 R X12 0000000073207461 +24521 clk cpu0 IT (24485) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24521 clk cpu0 MW4 03045778:000000845778_NS 73207461 +24521 clk cpu0 R X0 000000000304577C +24522 clk cpu0 IT (24486) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24522 clk cpu0 R X12 0000000070732074 +24523 clk cpu0 IT (24487) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24524 clk cpu0 IT (24488) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24524 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +24524 clk cpu0 R X8 000000000004C024 +24524 clk cpu0 R X13 0000000066696365 +24525 clk cpu0 IT (24489) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24525 clk cpu0 R X12 0000000000000070 +24526 clk cpu0 IT (24490) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24526 clk cpu0 R X11 000000000000001F +24527 clk cpu0 IT (24491) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24527 clk cpu0 R cpsr 200003c0 +24528 clk cpu0 IT (24492) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24528 clk cpu0 R X14 0000000069636500 +24529 clk cpu0 IT (24493) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24529 clk cpu0 R X12 0000000069636570 +24530 clk cpu0 IT (24494) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24530 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +24530 clk cpu0 R X0 0000000003045780 +24531 clk cpu0 IT (24495) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24531 clk cpu0 R X12 0000000066696365 +24532 clk cpu0 IT (24496) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24533 clk cpu0 IT (24497) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24533 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +24533 clk cpu0 R X8 000000000004C028 +24533 clk cpu0 R X13 0000000020726569 +24534 clk cpu0 IT (24498) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24534 clk cpu0 R X12 0000000000000066 +24535 clk cpu0 IT (24499) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24535 clk cpu0 R X11 000000000000001B +24536 clk cpu0 IT (24500) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24536 clk cpu0 R cpsr 200003c0 +24537 clk cpu0 IT (24501) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24537 clk cpu0 R X14 0000000072656900 +24538 clk cpu0 IT (24502) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24538 clk cpu0 R X12 0000000072656966 +24539 clk cpu0 IT (24503) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24539 clk cpu0 MW4 03045780:000000845780_NS 72656966 +24539 clk cpu0 R X0 0000000003045784 +24540 clk cpu0 IT (24504) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24540 clk cpu0 R X12 0000000020726569 +24541 clk cpu0 IT (24505) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24542 clk cpu0 IT (24506) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24542 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +24542 clk cpu0 R X8 000000000004C02C +24542 clk cpu0 R X13 0000000064657375 +24543 clk cpu0 IT (24507) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24543 clk cpu0 R X12 0000000000000020 +24544 clk cpu0 IT (24508) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24544 clk cpu0 R X11 0000000000000017 +24545 clk cpu0 IT (24509) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24545 clk cpu0 R cpsr 200003c0 +24546 clk cpu0 IT (24510) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24546 clk cpu0 R X14 0000000065737500 +24547 clk cpu0 IT (24511) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24547 clk cpu0 R X12 0000000065737520 +24548 clk cpu0 IT (24512) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24548 clk cpu0 MW4 03045784:000000845784_NS 65737520 +24548 clk cpu0 R X0 0000000003045788 +24549 clk cpu0 IT (24513) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24549 clk cpu0 R X12 0000000064657375 +24550 clk cpu0 IT (24514) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24551 clk cpu0 IT (24515) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24551 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +24551 clk cpu0 R X8 000000000004C030 +24551 clk cpu0 R X13 000000005F27203A +24552 clk cpu0 IT (24516) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24552 clk cpu0 R X12 0000000000000064 +24553 clk cpu0 IT (24517) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24553 clk cpu0 R X11 0000000000000013 +24554 clk cpu0 IT (24518) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24554 clk cpu0 R cpsr 200003c0 +24555 clk cpu0 IT (24519) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24555 clk cpu0 R X14 0000000027203A00 +24556 clk cpu0 IT (24520) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24556 clk cpu0 R X12 0000000027203A64 +24557 clk cpu0 IT (24521) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24557 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +24557 clk cpu0 R X0 000000000304578C +24558 clk cpu0 IT (24522) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24558 clk cpu0 R X12 000000005F27203A +24559 clk cpu0 IT (24523) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24560 clk cpu0 IT (24524) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24560 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +24560 clk cpu0 R X8 000000000004C034 +24560 clk cpu0 R X13 0000000045202E27 +24561 clk cpu0 IT (24525) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24561 clk cpu0 R X12 000000000000005F +24562 clk cpu0 IT (24526) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24562 clk cpu0 R X11 000000000000000F +24563 clk cpu0 IT (24527) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24563 clk cpu0 R cpsr 200003c0 +24564 clk cpu0 IT (24528) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24564 clk cpu0 R X14 00000000202E2700 +24565 clk cpu0 IT (24529) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24565 clk cpu0 R X12 00000000202E275F +24566 clk cpu0 IT (24530) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24566 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +24566 clk cpu0 R X0 0000000003045790 +24567 clk cpu0 IT (24531) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24567 clk cpu0 R X12 0000000045202E27 +24568 clk cpu0 IT (24532) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24569 clk cpu0 IT (24533) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24569 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +24569 clk cpu0 R X8 000000000004C038 +24569 clk cpu0 R X13 000000006E69646E +24570 clk cpu0 IT (24534) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24570 clk cpu0 R X12 0000000000000045 +24571 clk cpu0 IT (24535) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24571 clk cpu0 R X11 000000000000000B +24572 clk cpu0 IT (24536) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24572 clk cpu0 R cpsr 200003c0 +24573 clk cpu0 IT (24537) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24573 clk cpu0 R X14 0000000069646E00 +24574 clk cpu0 IT (24538) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24574 clk cpu0 R X12 0000000069646E45 +24575 clk cpu0 IT (24539) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24575 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +24575 clk cpu0 R X0 0000000003045794 +24576 clk cpu0 IT (24540) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24576 clk cpu0 R X12 000000006E69646E +24577 clk cpu0 IT (24541) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24578 clk cpu0 IT (24542) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24578 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +24578 clk cpu0 R X8 000000000004C03C +24578 clk cpu0 R X13 0000000065542067 +24579 clk cpu0 IT (24543) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24579 clk cpu0 R X12 000000000000006E +24580 clk cpu0 IT (24544) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24580 clk cpu0 R X11 0000000000000007 +24581 clk cpu0 IT (24545) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24581 clk cpu0 R cpsr 200003c0 +24582 clk cpu0 IT (24546) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24582 clk cpu0 R X14 0000000054206700 +24583 clk cpu0 IT (24547) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24583 clk cpu0 R X12 000000005420676E +24584 clk cpu0 IT (24548) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24584 clk cpu0 MW4 03045794:000000845794_NS 5420676e +24584 clk cpu0 R X0 0000000003045798 +24585 clk cpu0 IT (24549) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24585 clk cpu0 R X12 0000000065542067 +24586 clk cpu0 IT (24550) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24587 clk cpu0 IT (24551) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24587 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +24587 clk cpu0 R X8 000000000004C040 +24587 clk cpu0 R X13 000000000A2E7473 +24588 clk cpu0 IT (24552) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24588 clk cpu0 R X12 0000000000000065 +24589 clk cpu0 IT (24553) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24589 clk cpu0 R X11 0000000000000003 +24590 clk cpu0 IT (24554) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24590 clk cpu0 R cpsr 600003c0 +24591 clk cpu0 IT (24555) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24591 clk cpu0 R X14 000000002E747300 +24592 clk cpu0 IT (24556) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24592 clk cpu0 R X12 000000002E747365 +24593 clk cpu0 IT (24557) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24593 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +24593 clk cpu0 R X0 000000000304579C +24594 clk cpu0 IT (24558) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24594 clk cpu0 R X12 000000000A2E7473 +24595 clk cpu0 IS (24559) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24596 clk cpu0 IT (24560) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +24596 clk cpu0 R X2 0000000000000003 +24597 clk cpu0 IT (24561) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +24597 clk cpu0 R X9 0000000000000001 +24598 clk cpu0 IT (24562) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +24598 clk cpu0 R X8 000000000004C03F +24599 clk cpu0 IT (24563) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +24599 clk cpu0 R X1 000000000004C043 +24600 clk cpu0 IT (24564) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +24600 clk cpu0 R cpsr 200003c0 +24601 clk cpu0 IS (24565) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +24602 clk cpu0 IT (24566) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +24602 clk cpu0 MR1 0004c043:00001004c043_NS 0a +24602 clk cpu0 R X8 000000000000000A +24603 clk cpu0 IT (24567) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +24603 clk cpu0 MW1 0304579c:00000084579c_NS 0a +24604 clk cpu0 IS (24568) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +24605 clk cpu0 IT (24569) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +24605 clk cpu0 MR1 0004c044:00001004c044_NS 00 +24605 clk cpu0 R X8 0000000000000000 +24606 clk cpu0 IT (24570) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +24606 clk cpu0 R cpsr 600003c0 +24607 clk cpu0 IT (24571) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +24607 clk cpu0 MW1 0304579d:00000084579d_NS 00 +24608 clk cpu0 IS (24572) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +24609 clk cpu0 IT (24573) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +24609 clk cpu0 MR1 0004c045:00001004c045_NS 00 +24609 clk cpu0 R X8 0000000000000000 +24610 clk cpu0 IT (24574) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +24610 clk cpu0 MW1 0304579e:00000084579e_NS 00 +24611 clk cpu0 IT (24575) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +24612 clk cpu0 IT (24576) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +24612 clk cpu0 R X0 0000000003045764 +24613 clk cpu0 IT (24577) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +24613 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +24613 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +24613 clk cpu0 R SP_EL0 0000000003045760 +24613 clk cpu0 R X19 0000000003045830 +24613 clk cpu0 R X30 0000000000092B80 +24614 clk cpu0 IT (24578) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +24615 clk cpu0 IT (24579) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +24615 clk cpu0 R X22 000000000004C000 +24616 clk cpu0 IT (24580) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +24616 clk cpu0 R X23 000000000004C000 +24617 clk cpu0 IT (24581) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +24617 clk cpu0 R X26 0000000000000000 +24618 clk cpu0 IT (24582) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +24618 clk cpu0 R X21 0000000003029000 +24619 clk cpu0 IT (24583) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +24619 clk cpu0 R X22 000000000004C108 +24620 clk cpu0 IT (24584) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +24620 clk cpu0 R X23 000000000004C129 +24621 clk cpu0 IT (24585) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +24621 clk cpu0 R X24 0000000003041000 +24622 clk cpu0 IT (24586) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +24622 clk cpu0 R X25 0000000006216000 +24623 clk cpu0 IT (24587) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +24624 clk cpu0 IT (24588) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24624 clk cpu0 MR1 0004d06c:00001004d06c_NS 3e +24624 clk cpu0 R X8 000000000000003E +24625 clk cpu0 IT (24589) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24625 clk cpu0 R cpsr 200003c0 +24626 clk cpu0 IS (24590) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24627 clk cpu0 IS (24591) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24628 clk cpu0 IT (24592) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24628 clk cpu0 R cpsr 000003c0 +24629 clk cpu0 IT (24593) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24630 clk cpu0 IT (24594) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24630 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24630 clk cpu0 R X9 0000000013000000 +24631 clk cpu0 IT (24595) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24631 clk cpu0 R X27 000000000004D06C +24632 clk cpu0 IT (24596) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24632 clk cpu0 R X20 000000000004D06D +24633 clk cpu0 IT (24597) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24633 clk cpu0 MW1 13000000:000013000000_NS 3e +24634 clk cpu0 IT (24598) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24634 clk cpu0 MR1 0004d06d:00001004d06d_NS 3e +24634 clk cpu0 R X8 000000000000003E +24635 clk cpu0 IT (24599) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24635 clk cpu0 R cpsr 200003c0 +24636 clk cpu0 IS (24600) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24637 clk cpu0 IS (24601) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24638 clk cpu0 IT (24602) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24638 clk cpu0 R cpsr 000003c0 +24639 clk cpu0 IT (24603) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24640 clk cpu0 IT (24604) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24640 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24640 clk cpu0 R X9 0000000013000000 +24641 clk cpu0 IT (24605) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24641 clk cpu0 R X27 000000000004D06D +24642 clk cpu0 IT (24606) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24642 clk cpu0 R X20 000000000004D06E +24643 clk cpu0 IT (24607) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24643 clk cpu0 MW1 13000000:000013000000_NS 3e +24644 clk cpu0 IT (24608) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24644 clk cpu0 MR1 0004d06e:00001004d06e_NS 50 +24644 clk cpu0 R X8 0000000000000050 +24645 clk cpu0 IT (24609) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24645 clk cpu0 R cpsr 200003c0 +24646 clk cpu0 IS (24610) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24647 clk cpu0 IS (24611) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24648 clk cpu0 IT (24612) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24648 clk cpu0 R cpsr 000003c0 +24649 clk cpu0 IT (24613) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24650 clk cpu0 IT (24614) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24650 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24650 clk cpu0 R X9 0000000013000000 +24651 clk cpu0 IT (24615) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24651 clk cpu0 R X27 000000000004D06E +24652 clk cpu0 IT (24616) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24652 clk cpu0 R X20 000000000004D06F +24653 clk cpu0 IT (24617) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24653 clk cpu0 MW1 13000000:000013000000_NS 50 +24654 clk cpu0 IT (24618) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24654 clk cpu0 MR1 0004d06f:00001004d06f_NS 46 +24654 clk cpu0 R X8 0000000000000046 +24655 clk cpu0 IT (24619) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24655 clk cpu0 R cpsr 200003c0 +24656 clk cpu0 IS (24620) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24657 clk cpu0 IS (24621) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24658 clk cpu0 IT (24622) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24658 clk cpu0 R cpsr 000003c0 +24659 clk cpu0 IT (24623) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24660 clk cpu0 IT (24624) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24660 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24660 clk cpu0 R X9 0000000013000000 +24661 clk cpu0 IT (24625) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24661 clk cpu0 R X27 000000000004D06F +24662 clk cpu0 IT (24626) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24662 clk cpu0 R X20 000000000004D070 +24663 clk cpu0 IT (24627) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24663 clk cpu0 MW1 13000000:000013000000_NS 46 +24664 clk cpu0 IT (24628) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24664 clk cpu0 MR1 0004d070:00001004d070_NS 3a +24664 clk cpu0 R X8 000000000000003A +24665 clk cpu0 IT (24629) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24665 clk cpu0 R cpsr 200003c0 +24666 clk cpu0 IS (24630) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24667 clk cpu0 IS (24631) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24668 clk cpu0 IT (24632) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24668 clk cpu0 R cpsr 400003c0 +24669 clk cpu0 IS (24633) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24670 clk cpu0 IT (24634) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +24670 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +24670 clk cpu0 R X8 0000000000000000 +24671 clk cpu0 IT (24635) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +24671 clk cpu0 MR8 0004d070:00001004d070_NS 3e3e000a_6425203a +24671 clk cpu0 R X0 3E3E000A6425203A +24672 clk cpu0 IT (24636) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +24672 clk cpu0 R cpsr 800003c0 +24673 clk cpu0 IT (24637) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +24674 clk cpu0 IT (24638) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +24674 clk cpu0 R X27 0000000000000000 +24675 clk cpu0 IT (24639) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +24675 clk cpu0 R X28 000000000004D070 +24676 clk cpu0 IT (24640) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +24676 clk cpu0 R X8 00000000FFFFFFF8 +24677 clk cpu0 IT (24641) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24677 clk cpu0 R cpsr 000003c0 +24677 clk cpu0 R X9 000000000000003A +24678 clk cpu0 IS (24642) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24679 clk cpu0 IT (24643) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24679 clk cpu0 R cpsr 200003c0 +24680 clk cpu0 IS (24644) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24681 clk cpu0 IT (24645) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24681 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24681 clk cpu0 R X9 0000000013000000 +24682 clk cpu0 IT (24646) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24682 clk cpu0 R cpsr 800003c0 +24682 clk cpu0 R X8 00000000FFFFFFF9 +24683 clk cpu0 IT (24647) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24683 clk cpu0 MW1 13000000:000013000000_NS 3a +24684 clk cpu0 IT (24648) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24684 clk cpu0 R X0 003E3E000A642520 +24685 clk cpu0 IT (24649) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24686 clk cpu0 IT (24650) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24686 clk cpu0 R cpsr 000003c0 +24686 clk cpu0 R X9 0000000000000020 +24687 clk cpu0 IS (24651) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24688 clk cpu0 IT (24652) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24688 clk cpu0 R cpsr 800003c0 +24689 clk cpu0 IS (24653) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24690 clk cpu0 IT (24654) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24690 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24690 clk cpu0 R X9 0000000013000000 +24691 clk cpu0 IT (24655) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +24691 clk cpu0 R cpsr 800003c0 +24691 clk cpu0 R X8 00000000FFFFFFFA +24692 clk cpu0 IT (24656) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +24692 clk cpu0 MW1 13000000:000013000000_NS 20 +24693 clk cpu0 IT (24657) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +24693 clk cpu0 R X0 00003E3E000A6425 +24694 clk cpu0 IT (24658) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +24695 clk cpu0 IT (24659) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +24695 clk cpu0 R cpsr 000003c0 +24695 clk cpu0 R X9 0000000000000025 +24696 clk cpu0 IS (24660) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +24697 clk cpu0 IT (24661) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +24697 clk cpu0 R cpsr 600003c0 +24698 clk cpu0 IT (24662) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +24699 clk cpu0 IT (24663) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +24699 clk cpu0 R X8 00000000FFFFFFFA +24700 clk cpu0 IT (24664) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +24700 clk cpu0 R X9 0000000000000001 +24701 clk cpu0 IT (24665) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +24701 clk cpu0 R X9 000000000004D071 +24702 clk cpu0 IT (24666) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +24702 clk cpu0 R cpsr 200003c0 +24703 clk cpu0 IT (24667) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +24703 clk cpu0 R X27 000000000004D071 +24704 clk cpu0 IT (24668) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +24704 clk cpu0 R X20 000000000004D072 +24705 clk cpu0 IT (24669) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +24706 clk cpu0 IT (24670) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24706 clk cpu0 MR1 0004d072:00001004d072_NS 25 +24706 clk cpu0 R X8 0000000000000025 +24707 clk cpu0 IT (24671) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24707 clk cpu0 R cpsr 600003c0 +24708 clk cpu0 IT (24672) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24709 clk cpu0 IT (24673) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +24709 clk cpu0 MW4 03029734:000000829734_NS 00000000 +24710 clk cpu0 IT (24674) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +24710 clk cpu0 R X27 000000000004D072 +24711 clk cpu0 IT (24675) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +24711 clk cpu0 MR1 0004d073:00001004d073_NS 64 +24711 clk cpu0 R X27 000000000004D073 +24711 clk cpu0 R X28 0000000000000064 +24712 clk cpu0 IT (24676) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +24712 clk cpu0 R cpsr 200003c0 +24713 clk cpu0 IS (24677) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +24714 clk cpu0 IT (24678) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +24715 clk cpu0 IT (24679) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +24715 clk cpu0 R X8 000000000000000C +24716 clk cpu0 IT (24680) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +24716 clk cpu0 R cpsr 800003c0 +24717 clk cpu0 IS (24681) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +24718 clk cpu0 IT (24682) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +24718 clk cpu0 R X9 0000000000092CE0 +24719 clk cpu0 IT (24683) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +24719 clk cpu0 MR1 0004c114:00001004c114_NS 0e +24719 clk cpu0 R X10 000000000000000E +24720 clk cpu0 IT (24684) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +24720 clk cpu0 R X9 0000000000092D18 +24721 clk cpu0 IT (24685) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +24721 clk cpu0 R cpsr 800007c0 +24722 clk cpu0 IT (24686) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +24722 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +24722 clk cpu0 R cpsr 800003c0 +24722 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +24723 clk cpu0 IS (24687) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +24724 clk cpu0 IT (24688) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +24724 clk cpu0 R X9 00000000FFFFFFD8 +24725 clk cpu0 IT (24689) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +24725 clk cpu0 R cpsr a00003c0 +24726 clk cpu0 IT (24690) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +24726 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +24727 clk cpu0 IT (24691) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +24728 clk cpu0 IT (24692) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +24728 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +24728 clk cpu0 R X9 0000000003045830 +24729 clk cpu0 IT (24693) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +24729 clk cpu0 R X8 0000000003045800 +24730 clk cpu0 IT (24694) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +24731 clk cpu0 IT (24695) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +24731 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +24731 clk cpu0 R X0 0000000000000000 +24732 clk cpu0 IT (24696) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +24732 clk cpu0 R X1 000000000000000A +24733 clk cpu0 IT (24697) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +24733 clk cpu0 R X30 0000000000092D48 +24734 clk cpu0 IT (24698) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +24734 clk cpu0 R SP_EL0 0000000003045740 +24735 clk cpu0 IT (24699) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +24735 clk cpu0 R X8 3030303030303030 +24736 clk cpu0 IT (24700) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +24736 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +24736 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +24737 clk cpu0 IT (24701) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +24737 clk cpu0 MW4 03045758:000000845758_NS 30303030 +24738 clk cpu0 IT (24702) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +24739 clk cpu0 IT (24703) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +24739 clk cpu0 R X11 0000000000000000 +24740 clk cpu0 IT (24704) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +24740 clk cpu0 R X8 0000000003029000 +24741 clk cpu0 IT (24705) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +24741 clk cpu0 MR4 03029734:000000829734_NS 00000000 +24741 clk cpu0 R X8 0000000000000000 +24742 clk cpu0 IT (24706) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +24742 clk cpu0 R cpsr 600003c0 +24743 clk cpu0 IT (24707) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +24743 clk cpu0 R X8 0000000000000000 +24744 clk cpu0 IT (24708) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +24744 clk cpu0 R cpsr 800003c0 +24745 clk cpu0 IT (24709) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +24746 clk cpu0 IT (24710) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +24746 clk cpu0 R X9 0000000003045748 +24747 clk cpu0 IT (24711) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +24747 clk cpu0 R X10 0000000006216000 +24748 clk cpu0 IT (24712) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +24748 clk cpu0 MR1 03045748:000000845748_NS 30 +24748 clk cpu0 R X8 0000000000000030 +24749 clk cpu0 IT (24713) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +24749 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24749 clk cpu0 R X9 0000000013000000 +24750 clk cpu0 IT (24714) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24750 clk cpu0 MW1 13000000:000013000000_NS 30 +24751 clk cpu0 IT (24715) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +24751 clk cpu0 R SP_EL0 0000000003045760 +24752 clk cpu0 IT (24716) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +24753 clk cpu0 IT (24717) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +24753 clk cpu0 R X20 000000000004D074 +24754 clk cpu0 IT (24718) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +24755 clk cpu0 IT (24719) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24755 clk cpu0 MR1 0004d074:00001004d074_NS 0a +24755 clk cpu0 R X8 000000000000000A +24756 clk cpu0 IT (24720) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24756 clk cpu0 R cpsr 800003c0 +24757 clk cpu0 IS (24721) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24758 clk cpu0 IS (24722) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24759 clk cpu0 IT (24723) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +24759 clk cpu0 R cpsr 000003c0 +24760 clk cpu0 IT (24724) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +24761 clk cpu0 IT (24725) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +24761 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +24761 clk cpu0 R X9 0000000013000000 +24762 clk cpu0 IT (24726) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +24762 clk cpu0 R X27 000000000004D074 +24763 clk cpu0 IT (24727) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +24763 clk cpu0 R X20 000000000004D075 +TUBE CPU0: >>PF: 0 +24764 clk cpu0 IT (24728) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +24764 clk cpu0 MW1 13000000:000013000000_NS 0a +24765 clk cpu0 IT (24729) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +24765 clk cpu0 MR1 0004d075:00001004d075_NS 00 +24765 clk cpu0 R X8 0000000000000000 +24766 clk cpu0 IT (24730) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +24766 clk cpu0 R cpsr 800003c0 +24767 clk cpu0 IS (24731) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +24768 clk cpu0 IT (24732) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +24769 clk cpu0 IT (24733) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +24770 clk cpu0 IT (24734) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +24770 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d06c +24770 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +24770 clk cpu0 R X19 000000000004D06C +24770 clk cpu0 R X30 000000000009C560 +24771 clk cpu0 IT (24735) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +24771 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +24771 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +24771 clk cpu0 R X20 0000000003008528 +24771 clk cpu0 R X21 0000000000000000 +24772 clk cpu0 IT (24736) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +24772 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +24772 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +24772 clk cpu0 R X22 000000000004D076 +24772 clk cpu0 R X23 000000000004D06C +24773 clk cpu0 IT (24737) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +24773 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +24773 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +24773 clk cpu0 R X24 000000000004D080 +24773 clk cpu0 R X25 0000000006216000 +24774 clk cpu0 IT (24738) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +24774 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +24774 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216034 +24774 clk cpu0 R X26 0000000006216034 +24774 clk cpu0 R X27 0001000100010001 +24775 clk cpu0 IT (24739) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +24775 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +24775 clk cpu0 R X28 FF7FFF7FFF7FFF7F +24776 clk cpu0 IT (24740) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +24776 clk cpu0 R SP_EL0 0000000003045800 +24777 clk cpu0 IT (24741) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +24778 clk cpu0 IT (24742) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +24778 clk cpu0 R X0 0000000000000001 +24779 clk cpu0 IT (24743) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +24779 clk cpu0 R X1 0000000000000000 +24780 clk cpu0 IT (24744) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +24780 clk cpu0 R X2 0000000000000000 +24781 clk cpu0 IT (24745) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +24782 clk cpu0 IT (24746) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +24783 clk cpu0 IT (24747) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +24783 clk cpu0 R X0 0000000003008528 +24784 clk cpu0 IT (24748) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +24784 clk cpu0 R X30 000000000009C57C +24785 clk cpu0 IT (24749) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +24786 clk cpu0 IT (24750) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +24786 clk cpu0 R X8 0000000006216000 +24787 clk cpu0 IT (24751) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +24787 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +24787 clk cpu0 R X8 0000000000000001 +24788 clk cpu0 IT (24752) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +24788 clk cpu0 R cpsr 800003c0 +24789 clk cpu0 IT (24753) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +24790 clk cpu0 IT (24754) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +24791 clk cpu0 IT (24755) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +24791 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000000 +24791 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b4ac +24791 clk cpu0 R X19 0000000000000000 +24791 clk cpu0 R X30 000000000009B4AC +24792 clk cpu0 IT (24756) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +24792 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +24792 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +24792 clk cpu0 R X20 000000000004D0CC +24792 clk cpu0 R X21 000000000004CF91 +24793 clk cpu0 IT (24757) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +24793 clk cpu0 R SP_EL0 0000000003045890 +24794 clk cpu0 IT (24758) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +24795 clk cpu0 IT (24759) 0009b4ac:00001009b4ac_NS b9400742 O EL0t_n : LDR w2,[x26,#4] +24795 clk cpu0 MR4 06216038:000015216038_NS 00000000 +24795 clk cpu0 R X2 0000000000000000 +24796 clk cpu0 IT (24760) 0009b4b0:00001009b4b0_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +24796 clk cpu0 R X0 0000000000000000 +24797 clk cpu0 IT (24761) 0009b4b4:00001009b4b4_NS aa1803e1 O EL0t_n : MOV x1,x24 +24797 clk cpu0 R X1 000000000004D080 +24798 clk cpu0 IT (24762) 0009b4b8:00001009b4b8_NS 94000405 O EL0t_n : BL 0x9c4cc +24798 clk cpu0 R X30 000000000009B4BC +24799 clk cpu0 IT (24763) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +24799 clk cpu0 R SP_EL0 0000000003045800 +24800 clk cpu0 IT (24764) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +24800 clk cpu0 R X8 0000000006216000 +24801 clk cpu0 IT (24765) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +24801 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +24801 clk cpu0 R X8 0000000000000003 +24802 clk cpu0 IT (24766) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +24802 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +24802 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +24803 clk cpu0 IT (24767) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +24803 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000000 +24803 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b4bc +24804 clk cpu0 IT (24768) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +24804 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +24804 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +24805 clk cpu0 IT (24769) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +24805 clk cpu0 R cpsr 200003c0 +24806 clk cpu0 IT (24770) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +24806 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +24806 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +24807 clk cpu0 IT (24771) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +24807 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +24807 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +24808 clk cpu0 IT (24772) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +24808 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +24808 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +24809 clk cpu0 IT (24773) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +24809 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +24809 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +24810 clk cpu0 IS (24774) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +24811 clk cpu0 IT (24775) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +24811 clk cpu0 R X20 0000000003008000 +24812 clk cpu0 IT (24776) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +24812 clk cpu0 R X20 0000000003008528 +24813 clk cpu0 IT (24777) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +24813 clk cpu0 R X0 0000000003008528 +24814 clk cpu0 IT (24778) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +24814 clk cpu0 R X19 000000000004D080 +24815 clk cpu0 IT (24779) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +24815 clk cpu0 R X30 000000000009C510 +24816 clk cpu0 IT (24780) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +24816 clk cpu0 R X8 0000000006216000 +24817 clk cpu0 IT (24781) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +24817 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +24817 clk cpu0 R X8 0000000000000001 +24818 clk cpu0 IT (24782) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +24818 clk cpu0 R cpsr 800003c0 +24819 clk cpu0 IT (24783) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +24820 clk cpu0 IT (24784) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +24821 clk cpu0 IT (24785) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +24821 clk cpu0 R X9 0000000003045800 +24822 clk cpu0 IT (24786) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +24822 clk cpu0 R X8 00000000FFFFFFD0 +24823 clk cpu0 IT (24787) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +24823 clk cpu0 R X10 0000000003045890 +24824 clk cpu0 IT (24788) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +24824 clk cpu0 R X9 0000000003045830 +24825 clk cpu0 IT (24789) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +24825 clk cpu0 R X0 0000000000000000 +24826 clk cpu0 IT (24790) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +24826 clk cpu0 R X1 0000000000000000 +24827 clk cpu0 IT (24791) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +24827 clk cpu0 R X2 0000000000000000 +24828 clk cpu0 IT (24792) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +24828 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +24829 clk cpu0 IT (24793) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +24829 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +24829 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +24830 clk cpu0 IT (24794) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +24831 clk cpu0 IT (24795) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +24831 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +24831 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +24831 clk cpu0 R X8 0000000000000000 +24831 clk cpu0 R X10 0000000003045830 +24832 clk cpu0 IT (24796) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +24832 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +24832 clk cpu0 R X9 0000000003045890 +24833 clk cpu0 IT (24797) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +24833 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +24833 clk cpu0 R X11 00000000FFFFFFD0 +24834 clk cpu0 IT (24798) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +24834 clk cpu0 R X21 0000000000000000 +24835 clk cpu0 IT (24799) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +24835 clk cpu0 R X1 0000000003045830 +24836 clk cpu0 IT (24800) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +24836 clk cpu0 R X0 000000000004D080 +24837 clk cpu0 IT (24801) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +24837 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +24837 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +24838 clk cpu0 IT (24802) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +24838 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +24839 clk cpu0 IT (24803) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +24839 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +24840 clk cpu0 IT (24804) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +24840 clk cpu0 R X30 000000000009C560 +24841 clk cpu0 IT (24805) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +24841 clk cpu0 R SP_EL0 0000000003045760 +24842 clk cpu0 IT (24806) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +24842 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d080 +24842 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +24843 clk cpu0 IT (24807) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +24843 clk cpu0 R X19 0000000003045830 +24844 clk cpu0 IT (24808) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +24844 clk cpu0 R X1 000000000004C000 +24845 clk cpu0 IT (24809) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +24845 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +24845 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +24846 clk cpu0 IT (24810) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +24846 clk cpu0 R X20 000000000004D080 +24847 clk cpu0 IT (24811) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +24847 clk cpu0 R X1 000000000004C00B +24848 clk cpu0 IT (24812) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +24848 clk cpu0 R X0 0000000003045764 +24849 clk cpu0 IT (24813) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +24849 clk cpu0 R X2 000000000000003B +24850 clk cpu0 IT (24814) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +24850 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +24851 clk cpu0 IT (24815) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +24851 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +24851 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216034 +24852 clk cpu0 IT (24816) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +24852 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +24852 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +24853 clk cpu0 IT (24817) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +24853 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +24853 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +24854 clk cpu0 IT (24818) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +24854 clk cpu0 R X30 0000000000092B80 +24855 clk cpu0 IT (24819) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +24855 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +24855 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +24855 clk cpu0 R SP_EL0 0000000003045750 +24856 clk cpu0 IT (24820) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +24856 clk cpu0 R X19 0000000003045764 +24857 clk cpu0 IT (24821) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +24857 clk cpu0 R X30 00000000000104DC +24858 clk cpu0 IT (24822) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +24858 clk cpu0 R cpsr 200003c0 +24859 clk cpu0 IS (24823) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +24860 clk cpu0 IT (24824) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +24860 clk cpu0 R cpsr 400003c0 +24861 clk cpu0 IT (24825) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +24862 clk cpu0 IT (24826) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +24862 clk cpu0 R cpsr 000003c0 +24862 clk cpu0 R X10 0000000000000003 +24863 clk cpu0 IS (24827) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +24864 clk cpu0 IT (24828) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +24864 clk cpu0 R X9 0000000000000020 +24865 clk cpu0 IT (24829) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +24865 clk cpu0 R X8 000000000004C008 +24866 clk cpu0 IT (24830) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +24866 clk cpu0 R cpsr 200003c0 +24867 clk cpu0 IT (24831) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +24867 clk cpu0 R X9 0000000000000008 +24868 clk cpu0 IS (24832) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +24869 clk cpu0 IT (24833) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +24869 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +24869 clk cpu0 R X12 000000000A00000A +24870 clk cpu0 IT (24834) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +24870 clk cpu0 R X10 0000000000000018 +24871 clk cpu0 IT (24835) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +24871 clk cpu0 R X11 000000000000003B +24872 clk cpu0 IT (24836) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24872 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +24872 clk cpu0 R X8 000000000004C00C +24872 clk cpu0 R X13 000000006F727245 +24873 clk cpu0 IT (24837) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24873 clk cpu0 R X12 000000000000000A +24874 clk cpu0 IT (24838) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24874 clk cpu0 R X11 0000000000000037 +24875 clk cpu0 IT (24839) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24875 clk cpu0 R cpsr 200003c0 +24876 clk cpu0 IT (24840) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24876 clk cpu0 R X14 0000000072724500 +24877 clk cpu0 IT (24841) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24877 clk cpu0 R X12 000000007272450A +24878 clk cpu0 IT (24842) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24878 clk cpu0 MW4 03045764:000000845764_NS 7272450a +24878 clk cpu0 R X0 0000000003045768 +24879 clk cpu0 IT (24843) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24879 clk cpu0 R X12 000000006F727245 +24880 clk cpu0 IT (24844) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24881 clk cpu0 IT (24845) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24881 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +24881 clk cpu0 R X8 000000000004C010 +24881 clk cpu0 R X13 0000000049203A72 +24882 clk cpu0 IT (24846) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24882 clk cpu0 R X12 000000000000006F +24883 clk cpu0 IT (24847) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24883 clk cpu0 R X11 0000000000000033 +24884 clk cpu0 IT (24848) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24884 clk cpu0 R cpsr 200003c0 +24885 clk cpu0 IT (24849) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24885 clk cpu0 R X14 00000000203A7200 +24886 clk cpu0 IT (24850) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24886 clk cpu0 R X12 00000000203A726F +24887 clk cpu0 IT (24851) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24887 clk cpu0 MW4 03045768:000000845768_NS 203a726f +24887 clk cpu0 R X0 000000000304576C +24888 clk cpu0 IT (24852) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24888 clk cpu0 R X12 0000000049203A72 +24889 clk cpu0 IT (24853) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24890 clk cpu0 IT (24854) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24890 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +24890 clk cpu0 R X8 000000000004C014 +24890 clk cpu0 R X13 0000000067656C6C +24891 clk cpu0 IT (24855) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24891 clk cpu0 R X12 0000000000000049 +24892 clk cpu0 IT (24856) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24892 clk cpu0 R X11 000000000000002F +24893 clk cpu0 IT (24857) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24893 clk cpu0 R cpsr 200003c0 +24894 clk cpu0 IT (24858) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24894 clk cpu0 R X14 00000000656C6C00 +24895 clk cpu0 IT (24859) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24895 clk cpu0 R X12 00000000656C6C49 +24896 clk cpu0 IT (24860) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24896 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +24896 clk cpu0 R X0 0000000003045770 +24897 clk cpu0 IT (24861) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24897 clk cpu0 R X12 0000000067656C6C +24898 clk cpu0 IT (24862) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24899 clk cpu0 IT (24863) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24899 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +24899 clk cpu0 R X8 000000000004C018 +24899 clk cpu0 R X13 0000000066206C61 +24900 clk cpu0 IT (24864) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24900 clk cpu0 R X12 0000000000000067 +24901 clk cpu0 IT (24865) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24901 clk cpu0 R X11 000000000000002B +24902 clk cpu0 IT (24866) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24902 clk cpu0 R cpsr 200003c0 +24903 clk cpu0 IT (24867) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24903 clk cpu0 R X14 00000000206C6100 +24904 clk cpu0 IT (24868) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24904 clk cpu0 R X12 00000000206C6167 +24905 clk cpu0 IT (24869) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24905 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +24905 clk cpu0 R X0 0000000003045774 +24906 clk cpu0 IT (24870) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24906 clk cpu0 R X12 0000000066206C61 +24907 clk cpu0 IT (24871) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24908 clk cpu0 IT (24872) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24908 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +24908 clk cpu0 R X8 000000000004C01C +24908 clk cpu0 R X13 00000000616D726F +24909 clk cpu0 IT (24873) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24909 clk cpu0 R X12 0000000000000066 +24910 clk cpu0 IT (24874) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24910 clk cpu0 R X11 0000000000000027 +24911 clk cpu0 IT (24875) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24911 clk cpu0 R cpsr 200003c0 +24912 clk cpu0 IT (24876) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24912 clk cpu0 R X14 000000006D726F00 +24913 clk cpu0 IT (24877) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24913 clk cpu0 R X12 000000006D726F66 +24914 clk cpu0 IT (24878) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24914 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +24914 clk cpu0 R X0 0000000003045778 +24915 clk cpu0 IT (24879) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24915 clk cpu0 R X12 00000000616D726F +24916 clk cpu0 IT (24880) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24917 clk cpu0 IT (24881) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24917 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +24917 clk cpu0 R X8 000000000004C020 +24917 clk cpu0 R X13 0000000070732074 +24918 clk cpu0 IT (24882) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24918 clk cpu0 R X12 0000000000000061 +24919 clk cpu0 IT (24883) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24919 clk cpu0 R X11 0000000000000023 +24920 clk cpu0 IT (24884) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24920 clk cpu0 R cpsr 200003c0 +24921 clk cpu0 IT (24885) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24921 clk cpu0 R X14 0000000073207400 +24922 clk cpu0 IT (24886) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24922 clk cpu0 R X12 0000000073207461 +24923 clk cpu0 IT (24887) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24923 clk cpu0 MW4 03045778:000000845778_NS 73207461 +24923 clk cpu0 R X0 000000000304577C +24924 clk cpu0 IT (24888) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24924 clk cpu0 R X12 0000000070732074 +24925 clk cpu0 IT (24889) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24926 clk cpu0 IT (24890) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24926 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +24926 clk cpu0 R X8 000000000004C024 +24926 clk cpu0 R X13 0000000066696365 +24927 clk cpu0 IT (24891) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24927 clk cpu0 R X12 0000000000000070 +24928 clk cpu0 IT (24892) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24928 clk cpu0 R X11 000000000000001F +24929 clk cpu0 IT (24893) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24929 clk cpu0 R cpsr 200003c0 +24930 clk cpu0 IT (24894) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24930 clk cpu0 R X14 0000000069636500 +24931 clk cpu0 IT (24895) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24931 clk cpu0 R X12 0000000069636570 +24932 clk cpu0 IT (24896) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24932 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +24932 clk cpu0 R X0 0000000003045780 +24933 clk cpu0 IT (24897) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24933 clk cpu0 R X12 0000000066696365 +24934 clk cpu0 IT (24898) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24935 clk cpu0 IT (24899) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24935 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +24935 clk cpu0 R X8 000000000004C028 +24935 clk cpu0 R X13 0000000020726569 +24936 clk cpu0 IT (24900) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24936 clk cpu0 R X12 0000000000000066 +24937 clk cpu0 IT (24901) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24937 clk cpu0 R X11 000000000000001B +24938 clk cpu0 IT (24902) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24938 clk cpu0 R cpsr 200003c0 +24939 clk cpu0 IT (24903) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24939 clk cpu0 R X14 0000000072656900 +24940 clk cpu0 IT (24904) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24940 clk cpu0 R X12 0000000072656966 +24941 clk cpu0 IT (24905) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24941 clk cpu0 MW4 03045780:000000845780_NS 72656966 +24941 clk cpu0 R X0 0000000003045784 +24942 clk cpu0 IT (24906) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24942 clk cpu0 R X12 0000000020726569 +24943 clk cpu0 IT (24907) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24944 clk cpu0 IT (24908) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24944 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +24944 clk cpu0 R X8 000000000004C02C +24944 clk cpu0 R X13 0000000064657375 +24945 clk cpu0 IT (24909) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24945 clk cpu0 R X12 0000000000000020 +24946 clk cpu0 IT (24910) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24946 clk cpu0 R X11 0000000000000017 +24947 clk cpu0 IT (24911) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24947 clk cpu0 R cpsr 200003c0 +24948 clk cpu0 IT (24912) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24948 clk cpu0 R X14 0000000065737500 +24949 clk cpu0 IT (24913) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24949 clk cpu0 R X12 0000000065737520 +24950 clk cpu0 IT (24914) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24950 clk cpu0 MW4 03045784:000000845784_NS 65737520 +24950 clk cpu0 R X0 0000000003045788 +24951 clk cpu0 IT (24915) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24951 clk cpu0 R X12 0000000064657375 +24952 clk cpu0 IT (24916) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24953 clk cpu0 IT (24917) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24953 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +24953 clk cpu0 R X8 000000000004C030 +24953 clk cpu0 R X13 000000005F27203A +24954 clk cpu0 IT (24918) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24954 clk cpu0 R X12 0000000000000064 +24955 clk cpu0 IT (24919) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24955 clk cpu0 R X11 0000000000000013 +24956 clk cpu0 IT (24920) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24956 clk cpu0 R cpsr 200003c0 +24957 clk cpu0 IT (24921) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24957 clk cpu0 R X14 0000000027203A00 +24958 clk cpu0 IT (24922) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24958 clk cpu0 R X12 0000000027203A64 +24959 clk cpu0 IT (24923) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24959 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +24959 clk cpu0 R X0 000000000304578C +24960 clk cpu0 IT (24924) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24960 clk cpu0 R X12 000000005F27203A +24961 clk cpu0 IT (24925) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24962 clk cpu0 IT (24926) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24962 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +24962 clk cpu0 R X8 000000000004C034 +24962 clk cpu0 R X13 0000000045202E27 +24963 clk cpu0 IT (24927) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24963 clk cpu0 R X12 000000000000005F +24964 clk cpu0 IT (24928) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24964 clk cpu0 R X11 000000000000000F +24965 clk cpu0 IT (24929) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24965 clk cpu0 R cpsr 200003c0 +24966 clk cpu0 IT (24930) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24966 clk cpu0 R X14 00000000202E2700 +24967 clk cpu0 IT (24931) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24967 clk cpu0 R X12 00000000202E275F +24968 clk cpu0 IT (24932) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24968 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +24968 clk cpu0 R X0 0000000003045790 +24969 clk cpu0 IT (24933) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24969 clk cpu0 R X12 0000000045202E27 +24970 clk cpu0 IT (24934) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24971 clk cpu0 IT (24935) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24971 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +24971 clk cpu0 R X8 000000000004C038 +24971 clk cpu0 R X13 000000006E69646E +24972 clk cpu0 IT (24936) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24972 clk cpu0 R X12 0000000000000045 +24973 clk cpu0 IT (24937) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24973 clk cpu0 R X11 000000000000000B +24974 clk cpu0 IT (24938) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24974 clk cpu0 R cpsr 200003c0 +24975 clk cpu0 IT (24939) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24975 clk cpu0 R X14 0000000069646E00 +24976 clk cpu0 IT (24940) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24976 clk cpu0 R X12 0000000069646E45 +24977 clk cpu0 IT (24941) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24977 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +24977 clk cpu0 R X0 0000000003045794 +24978 clk cpu0 IT (24942) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24978 clk cpu0 R X12 000000006E69646E +24979 clk cpu0 IT (24943) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24980 clk cpu0 IT (24944) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24980 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +24980 clk cpu0 R X8 000000000004C03C +24980 clk cpu0 R X13 0000000065542067 +24981 clk cpu0 IT (24945) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24981 clk cpu0 R X12 000000000000006E +24982 clk cpu0 IT (24946) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24982 clk cpu0 R X11 0000000000000007 +24983 clk cpu0 IT (24947) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24983 clk cpu0 R cpsr 200003c0 +24984 clk cpu0 IT (24948) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24984 clk cpu0 R X14 0000000054206700 +24985 clk cpu0 IT (24949) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24985 clk cpu0 R X12 000000005420676E +24986 clk cpu0 IT (24950) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24986 clk cpu0 MW4 03045794:000000845794_NS 5420676e +24986 clk cpu0 R X0 0000000003045798 +24987 clk cpu0 IT (24951) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24987 clk cpu0 R X12 0000000065542067 +24988 clk cpu0 IT (24952) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24989 clk cpu0 IT (24953) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +24989 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +24989 clk cpu0 R X8 000000000004C040 +24989 clk cpu0 R X13 000000000A2E7473 +24990 clk cpu0 IT (24954) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +24990 clk cpu0 R X12 0000000000000065 +24991 clk cpu0 IT (24955) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +24991 clk cpu0 R X11 0000000000000003 +24992 clk cpu0 IT (24956) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +24992 clk cpu0 R cpsr 600003c0 +24993 clk cpu0 IT (24957) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +24993 clk cpu0 R X14 000000002E747300 +24994 clk cpu0 IT (24958) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +24994 clk cpu0 R X12 000000002E747365 +24995 clk cpu0 IT (24959) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +24995 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +24995 clk cpu0 R X0 000000000304579C +24996 clk cpu0 IT (24960) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +24996 clk cpu0 R X12 000000000A2E7473 +24997 clk cpu0 IS (24961) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +24998 clk cpu0 IT (24962) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +24998 clk cpu0 R X2 0000000000000003 +24999 clk cpu0 IT (24963) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +24999 clk cpu0 R X9 0000000000000001 +25000 clk cpu0 IT (24964) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +25000 clk cpu0 R X8 000000000004C03F +25001 clk cpu0 IT (24965) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +25001 clk cpu0 R X1 000000000004C043 +25002 clk cpu0 IT (24966) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +25002 clk cpu0 R cpsr 200003c0 +25003 clk cpu0 IS (24967) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +25004 clk cpu0 IT (24968) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +25004 clk cpu0 MR1 0004c043:00001004c043_NS 0a +25004 clk cpu0 R X8 000000000000000A +25005 clk cpu0 IT (24969) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +25005 clk cpu0 MW1 0304579c:00000084579c_NS 0a +25006 clk cpu0 IS (24970) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +25007 clk cpu0 IT (24971) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +25007 clk cpu0 MR1 0004c044:00001004c044_NS 00 +25007 clk cpu0 R X8 0000000000000000 +25008 clk cpu0 IT (24972) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +25008 clk cpu0 R cpsr 600003c0 +25009 clk cpu0 IT (24973) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +25009 clk cpu0 MW1 0304579d:00000084579d_NS 00 +25010 clk cpu0 IS (24974) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +25011 clk cpu0 IT (24975) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +25011 clk cpu0 MR1 0004c045:00001004c045_NS 00 +25011 clk cpu0 R X8 0000000000000000 +25012 clk cpu0 IT (24976) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +25012 clk cpu0 MW1 0304579e:00000084579e_NS 00 +25013 clk cpu0 IT (24977) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +25014 clk cpu0 IT (24978) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +25014 clk cpu0 R X0 0000000003045764 +25015 clk cpu0 IT (24979) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +25015 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +25015 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +25015 clk cpu0 R SP_EL0 0000000003045760 +25015 clk cpu0 R X19 0000000003045830 +25015 clk cpu0 R X30 0000000000092B80 +25016 clk cpu0 IT (24980) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +25017 clk cpu0 IT (24981) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +25017 clk cpu0 R X22 000000000004C000 +25018 clk cpu0 IT (24982) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +25018 clk cpu0 R X23 000000000004C000 +25019 clk cpu0 IT (24983) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +25019 clk cpu0 R X26 0000000000000000 +25020 clk cpu0 IT (24984) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +25020 clk cpu0 R X21 0000000003029000 +25021 clk cpu0 IT (24985) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +25021 clk cpu0 R X22 000000000004C108 +25022 clk cpu0 IT (24986) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +25022 clk cpu0 R X23 000000000004C129 +25023 clk cpu0 IT (24987) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +25023 clk cpu0 R X24 0000000003041000 +25024 clk cpu0 IT (24988) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +25024 clk cpu0 R X25 0000000006216000 +25025 clk cpu0 IT (24989) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +25026 clk cpu0 IT (24990) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25026 clk cpu0 MR1 0004d080:00001004d080_NS 3e +25026 clk cpu0 R X8 000000000000003E +25026 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0084 ALLOC 0x00001004d080_NS +25026 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1420 ALLOC 0x00001004d080_NS +25027 clk cpu0 IT (24991) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25027 clk cpu0 R cpsr 200003c0 +25028 clk cpu0 IS (24992) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25029 clk cpu0 IS (24993) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25030 clk cpu0 IT (24994) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25030 clk cpu0 R cpsr 400003c0 +25031 clk cpu0 IS (24995) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25032 clk cpu0 IT (24996) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +25032 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +25032 clk cpu0 R X8 0000000000000000 +25033 clk cpu0 IT (24997) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +25033 clk cpu0 MR8 0004d080:00001004d080_NS 6425203a_53503e3e +25033 clk cpu0 R X0 6425203A53503E3E +25034 clk cpu0 IT (24998) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +25034 clk cpu0 R cpsr 800003c0 +25035 clk cpu0 IT (24999) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +25036 clk cpu0 IT (25000) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +25036 clk cpu0 R X27 0000000000000000 +25037 clk cpu0 IT (25001) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +25037 clk cpu0 R X28 000000000004D080 +25038 clk cpu0 IT (25002) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +25038 clk cpu0 R X8 00000000FFFFFFF8 +25039 clk cpu0 IT (25003) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25039 clk cpu0 R cpsr 000003c0 +25039 clk cpu0 R X9 000000000000003E +25040 clk cpu0 IS (25004) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25041 clk cpu0 IT (25005) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25041 clk cpu0 R cpsr 200003c0 +25042 clk cpu0 IS (25006) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25043 clk cpu0 IT (25007) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25043 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25043 clk cpu0 R X9 0000000013000000 +25044 clk cpu0 IT (25008) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25044 clk cpu0 R cpsr 800003c0 +25044 clk cpu0 R X8 00000000FFFFFFF9 +25045 clk cpu0 IT (25009) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25045 clk cpu0 MW1 13000000:000013000000_NS 3e +25046 clk cpu0 IT (25010) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25046 clk cpu0 R X0 006425203A53503E +25047 clk cpu0 IT (25011) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25048 clk cpu0 IT (25012) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25048 clk cpu0 R cpsr 000003c0 +25048 clk cpu0 R X9 000000000000003E +25049 clk cpu0 IS (25013) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25050 clk cpu0 IT (25014) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25050 clk cpu0 R cpsr 200003c0 +25051 clk cpu0 IS (25015) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25052 clk cpu0 IT (25016) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25052 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25052 clk cpu0 R X9 0000000013000000 +25053 clk cpu0 IT (25017) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25053 clk cpu0 R cpsr 800003c0 +25053 clk cpu0 R X8 00000000FFFFFFFA +25054 clk cpu0 IT (25018) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25054 clk cpu0 MW1 13000000:000013000000_NS 3e +25055 clk cpu0 IT (25019) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25055 clk cpu0 R X0 00006425203A5350 +25056 clk cpu0 IT (25020) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25057 clk cpu0 IT (25021) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25057 clk cpu0 R cpsr 000003c0 +25057 clk cpu0 R X9 0000000000000050 +25058 clk cpu0 IS (25022) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25059 clk cpu0 IT (25023) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25059 clk cpu0 R cpsr 200003c0 +25060 clk cpu0 IS (25024) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25061 clk cpu0 IT (25025) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25061 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25061 clk cpu0 R X9 0000000013000000 +25062 clk cpu0 IT (25026) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25062 clk cpu0 R cpsr 800003c0 +25062 clk cpu0 R X8 00000000FFFFFFFB +25063 clk cpu0 IT (25027) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25063 clk cpu0 MW1 13000000:000013000000_NS 50 +25064 clk cpu0 IT (25028) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25064 clk cpu0 R X0 0000006425203A53 +25065 clk cpu0 IT (25029) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25066 clk cpu0 IT (25030) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25066 clk cpu0 R cpsr 000003c0 +25066 clk cpu0 R X9 0000000000000053 +25067 clk cpu0 IS (25031) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25068 clk cpu0 IT (25032) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25068 clk cpu0 R cpsr 200003c0 +25069 clk cpu0 IS (25033) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25070 clk cpu0 IT (25034) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25070 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25070 clk cpu0 R X9 0000000013000000 +25071 clk cpu0 IT (25035) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25071 clk cpu0 R cpsr 800003c0 +25071 clk cpu0 R X8 00000000FFFFFFFC +25072 clk cpu0 IT (25036) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25072 clk cpu0 MW1 13000000:000013000000_NS 53 +25073 clk cpu0 IT (25037) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25073 clk cpu0 R X0 000000006425203A +25074 clk cpu0 IT (25038) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25075 clk cpu0 IT (25039) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25075 clk cpu0 R cpsr 000003c0 +25075 clk cpu0 R X9 000000000000003A +25076 clk cpu0 IS (25040) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25077 clk cpu0 IT (25041) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25077 clk cpu0 R cpsr 200003c0 +25078 clk cpu0 IS (25042) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25079 clk cpu0 IT (25043) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25079 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25079 clk cpu0 R X9 0000000013000000 +25080 clk cpu0 IT (25044) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25080 clk cpu0 R cpsr 800003c0 +25080 clk cpu0 R X8 00000000FFFFFFFD +25081 clk cpu0 IT (25045) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25081 clk cpu0 MW1 13000000:000013000000_NS 3a +25082 clk cpu0 IT (25046) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25082 clk cpu0 R X0 0000000000642520 +25083 clk cpu0 IT (25047) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25084 clk cpu0 IT (25048) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25084 clk cpu0 R cpsr 000003c0 +25084 clk cpu0 R X9 0000000000000020 +25085 clk cpu0 IS (25049) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25086 clk cpu0 IT (25050) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25086 clk cpu0 R cpsr 800003c0 +25087 clk cpu0 IS (25051) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25088 clk cpu0 IT (25052) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25088 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25088 clk cpu0 R X9 0000000013000000 +25089 clk cpu0 IT (25053) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25089 clk cpu0 R cpsr 800003c0 +25089 clk cpu0 R X8 00000000FFFFFFFE +25090 clk cpu0 IT (25054) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25090 clk cpu0 MW1 13000000:000013000000_NS 20 +25091 clk cpu0 IT (25055) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25091 clk cpu0 R X0 0000000000006425 +25092 clk cpu0 IT (25056) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25093 clk cpu0 IT (25057) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25093 clk cpu0 R cpsr 000003c0 +25093 clk cpu0 R X9 0000000000000025 +25094 clk cpu0 IS (25058) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25095 clk cpu0 IT (25059) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25095 clk cpu0 R cpsr 600003c0 +25096 clk cpu0 IT (25060) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25097 clk cpu0 IT (25061) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +25097 clk cpu0 R X8 00000000FFFFFFFE +25098 clk cpu0 IT (25062) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +25098 clk cpu0 R X9 0000000000000005 +25099 clk cpu0 IT (25063) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +25099 clk cpu0 R X9 000000000004D085 +25100 clk cpu0 IT (25064) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +25100 clk cpu0 R cpsr 200003c0 +25101 clk cpu0 IT (25065) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +25101 clk cpu0 R X27 000000000004D085 +25102 clk cpu0 IT (25066) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +25102 clk cpu0 R X20 000000000004D086 +25103 clk cpu0 IT (25067) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +25104 clk cpu0 IT (25068) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25104 clk cpu0 MR1 0004d086:00001004d086_NS 25 +25104 clk cpu0 R X8 0000000000000025 +25105 clk cpu0 IT (25069) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25105 clk cpu0 R cpsr 600003c0 +25106 clk cpu0 IT (25070) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25107 clk cpu0 IT (25071) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +25107 clk cpu0 MW4 03029734:000000829734_NS 00000000 +25108 clk cpu0 IT (25072) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +25108 clk cpu0 R X27 000000000004D086 +25109 clk cpu0 IT (25073) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +25109 clk cpu0 MR1 0004d087:00001004d087_NS 64 +25109 clk cpu0 R X27 000000000004D087 +25109 clk cpu0 R X28 0000000000000064 +25110 clk cpu0 IT (25074) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +25110 clk cpu0 R cpsr 200003c0 +25111 clk cpu0 IS (25075) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +25112 clk cpu0 IT (25076) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +25113 clk cpu0 IT (25077) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +25113 clk cpu0 R X8 000000000000000C +25114 clk cpu0 IT (25078) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +25114 clk cpu0 R cpsr 800003c0 +25115 clk cpu0 IS (25079) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +25116 clk cpu0 IT (25080) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +25116 clk cpu0 R X9 0000000000092CE0 +25117 clk cpu0 IT (25081) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +25117 clk cpu0 MR1 0004c114:00001004c114_NS 0e +25117 clk cpu0 R X10 000000000000000E +25118 clk cpu0 IT (25082) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +25118 clk cpu0 R X9 0000000000092D18 +25119 clk cpu0 IT (25083) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +25119 clk cpu0 R cpsr 800007c0 +25120 clk cpu0 IT (25084) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +25120 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +25120 clk cpu0 R cpsr 800003c0 +25120 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +25121 clk cpu0 IS (25085) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +25122 clk cpu0 IT (25086) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +25122 clk cpu0 R X9 00000000FFFFFFD8 +25123 clk cpu0 IT (25087) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +25123 clk cpu0 R cpsr a00003c0 +25124 clk cpu0 IT (25088) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +25124 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +25125 clk cpu0 IT (25089) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +25126 clk cpu0 IT (25090) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +25126 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +25126 clk cpu0 R X9 0000000003045830 +25127 clk cpu0 IT (25091) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +25127 clk cpu0 R X8 0000000003045800 +25128 clk cpu0 IT (25092) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +25129 clk cpu0 IT (25093) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +25129 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +25129 clk cpu0 R X0 0000000000000000 +25130 clk cpu0 IT (25094) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +25130 clk cpu0 R X1 000000000000000A +25131 clk cpu0 IT (25095) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +25131 clk cpu0 R X30 0000000000092D48 +25132 clk cpu0 IT (25096) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +25132 clk cpu0 R SP_EL0 0000000003045740 +25133 clk cpu0 IT (25097) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +25133 clk cpu0 R X8 3030303030303030 +25134 clk cpu0 IT (25098) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +25134 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +25134 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +25135 clk cpu0 IT (25099) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +25135 clk cpu0 MW4 03045758:000000845758_NS 30303030 +25136 clk cpu0 IT (25100) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +25137 clk cpu0 IT (25101) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +25137 clk cpu0 R X11 0000000000000000 +25138 clk cpu0 IT (25102) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +25138 clk cpu0 R X8 0000000003029000 +25139 clk cpu0 IT (25103) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +25139 clk cpu0 MR4 03029734:000000829734_NS 00000000 +25139 clk cpu0 R X8 0000000000000000 +25140 clk cpu0 IT (25104) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +25140 clk cpu0 R cpsr 600003c0 +25141 clk cpu0 IT (25105) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +25141 clk cpu0 R X8 0000000000000000 +25142 clk cpu0 IT (25106) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +25142 clk cpu0 R cpsr 800003c0 +25143 clk cpu0 IT (25107) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +25144 clk cpu0 IT (25108) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +25144 clk cpu0 R X9 0000000003045748 +25145 clk cpu0 IT (25109) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +25145 clk cpu0 R X10 0000000006216000 +25146 clk cpu0 IT (25110) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +25146 clk cpu0 MR1 03045748:000000845748_NS 30 +25146 clk cpu0 R X8 0000000000000030 +25147 clk cpu0 IT (25111) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +25147 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25147 clk cpu0 R X9 0000000013000000 +25148 clk cpu0 IT (25112) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25148 clk cpu0 MW1 13000000:000013000000_NS 30 +25149 clk cpu0 IT (25113) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +25149 clk cpu0 R SP_EL0 0000000003045760 +25150 clk cpu0 IT (25114) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +25151 clk cpu0 IT (25115) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +25151 clk cpu0 R X20 000000000004D088 +25152 clk cpu0 IT (25116) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +25153 clk cpu0 IT (25117) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25153 clk cpu0 MR1 0004d088:00001004d088_NS 0a +25153 clk cpu0 R X8 000000000000000A +25154 clk cpu0 IT (25118) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25154 clk cpu0 R cpsr 800003c0 +25155 clk cpu0 IS (25119) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25156 clk cpu0 IS (25120) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25157 clk cpu0 IT (25121) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25157 clk cpu0 R cpsr 400003c0 +25158 clk cpu0 IS (25122) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25159 clk cpu0 IT (25123) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +25159 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +25159 clk cpu0 R X8 0000000000000000 +25160 clk cpu0 IT (25124) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +25160 clk cpu0 MR8 0004d088:00001004d088_NS 4b535f47_534d000a +25160 clk cpu0 R X0 4B535F47534D000A +25161 clk cpu0 IT (25125) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +25161 clk cpu0 R cpsr 800003c0 +25162 clk cpu0 IT (25126) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +25163 clk cpu0 IT (25127) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +25163 clk cpu0 R X27 0000000000000000 +25164 clk cpu0 IT (25128) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +25164 clk cpu0 R X28 000000000004D088 +25165 clk cpu0 IT (25129) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +25165 clk cpu0 R X8 00000000FFFFFFF8 +25166 clk cpu0 IT (25130) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25166 clk cpu0 R cpsr 000003c0 +25166 clk cpu0 R X9 000000000000000A +25167 clk cpu0 IS (25131) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25168 clk cpu0 IT (25132) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25168 clk cpu0 R cpsr 800003c0 +25169 clk cpu0 IS (25133) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25170 clk cpu0 IT (25134) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25170 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25170 clk cpu0 R X9 0000000013000000 +25171 clk cpu0 IT (25135) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25171 clk cpu0 R cpsr 800003c0 +25171 clk cpu0 R X8 00000000FFFFFFF9 +TUBE CPU0: >>PS: 0 +25172 clk cpu0 IT (25136) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25172 clk cpu0 MW1 13000000:000013000000_NS 0a +25173 clk cpu0 IT (25137) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25173 clk cpu0 R X0 004B535F47534D00 +25174 clk cpu0 IT (25138) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25175 clk cpu0 IT (25139) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25175 clk cpu0 R cpsr 400003c0 +25175 clk cpu0 R X9 0000000000000000 +25176 clk cpu0 IT (25140) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25177 clk cpu0 IT (25141) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +25177 clk cpu0 R X8 00000000FFFFFFF9 +25178 clk cpu0 IT (25142) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +25178 clk cpu0 R X9 0000000000000000 +25179 clk cpu0 IT (25143) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +25179 clk cpu0 R X9 000000000004D088 +25180 clk cpu0 IT (25144) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +25180 clk cpu0 R cpsr 200003c0 +25181 clk cpu0 IT (25145) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +25181 clk cpu0 R X27 000000000004D088 +25182 clk cpu0 IT (25146) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +25182 clk cpu0 R X20 000000000004D089 +25183 clk cpu0 IT (25147) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +25184 clk cpu0 IT (25148) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25184 clk cpu0 MR1 0004d089:00001004d089_NS 00 +25184 clk cpu0 R X8 0000000000000000 +25185 clk cpu0 IT (25149) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25185 clk cpu0 R cpsr 800003c0 +25186 clk cpu0 IS (25150) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25187 clk cpu0 IT (25151) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25188 clk cpu0 IT (25152) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +25189 clk cpu0 IT (25153) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +25189 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d080 +25189 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +25189 clk cpu0 R X19 000000000004D080 +25189 clk cpu0 R X30 000000000009C560 +25190 clk cpu0 IT (25154) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +25190 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +25190 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +25190 clk cpu0 R X20 0000000003008528 +25190 clk cpu0 R X21 0000000000000000 +25191 clk cpu0 IT (25155) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +25191 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +25191 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +25191 clk cpu0 R X22 000000000004D076 +25191 clk cpu0 R X23 000000000004D06C +25192 clk cpu0 IT (25156) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +25192 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +25192 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +25192 clk cpu0 R X24 000000000004D080 +25192 clk cpu0 R X25 0000000006216000 +25193 clk cpu0 IT (25157) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +25193 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +25193 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216034 +25193 clk cpu0 R X26 0000000006216034 +25193 clk cpu0 R X27 0001000100010001 +25194 clk cpu0 IT (25158) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +25194 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +25194 clk cpu0 R X28 FF7FFF7FFF7FFF7F +25195 clk cpu0 IT (25159) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +25195 clk cpu0 R SP_EL0 0000000003045800 +25196 clk cpu0 IT (25160) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +25197 clk cpu0 IT (25161) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +25197 clk cpu0 R X0 0000000000000001 +25198 clk cpu0 IT (25162) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +25198 clk cpu0 R X1 0000000000000000 +25199 clk cpu0 IT (25163) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +25199 clk cpu0 R X2 0000000000000000 +25200 clk cpu0 IT (25164) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +25201 clk cpu0 IT (25165) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +25202 clk cpu0 IT (25166) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +25202 clk cpu0 R X0 0000000003008528 +25203 clk cpu0 IT (25167) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +25203 clk cpu0 R X30 000000000009C57C +25204 clk cpu0 IT (25168) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +25205 clk cpu0 IT (25169) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +25205 clk cpu0 R X8 0000000006216000 +25206 clk cpu0 IT (25170) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +25206 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +25206 clk cpu0 R X8 0000000000000001 +25207 clk cpu0 IT (25171) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +25207 clk cpu0 R cpsr 800003c0 +25208 clk cpu0 IT (25172) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +25209 clk cpu0 IT (25173) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +25210 clk cpu0 IT (25174) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +25210 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000000 +25210 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b4bc +25210 clk cpu0 R X19 0000000000000000 +25210 clk cpu0 R X30 000000000009B4BC +25211 clk cpu0 IT (25175) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +25211 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +25211 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +25211 clk cpu0 R X20 000000000004D0CC +25211 clk cpu0 R X21 000000000004CF91 +25212 clk cpu0 IT (25176) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +25212 clk cpu0 R SP_EL0 0000000003045890 +25213 clk cpu0 IT (25177) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +25214 clk cpu0 IT (25178) 0009b4bc:00001009b4bc_NS b9405328 O EL0t_n : LDR w8,[x25,#0x50] +25214 clk cpu0 MR4 06216050:000015216050_NS 00000002 +25214 clk cpu0 R X8 0000000000000002 +25214 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a6 INVAL 0x0000100974c0_NS +25214 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01a6 ALLOC 0x00001009b4c0_NS +25214 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0d31 ALLOC 0x00001009b4c0_NS +25215 clk cpu0 IT (25179) 0009b4c0:00001009b4c0_NS 91000673 O EL0t_n : ADD x19,x19,#1 +25215 clk cpu0 R X19 0000000000000001 +25216 clk cpu0 IT (25180) 0009b4c4:00001009b4c4_NS 9100335a O EL0t_n : ADD x26,x26,#0xc +25216 clk cpu0 R X26 0000000006216040 +25217 clk cpu0 IT (25181) 0009b4c8:00001009b4c8_NS eb08027f O EL0t_n : CMP x19,x8 +25217 clk cpu0 R cpsr 800003c0 +25218 clk cpu0 IT (25182) 0009b4cc:00001009b4cc_NS 54fffd23 O EL0t_n : B.CC 0x9b470 +25219 clk cpu0 IT (25183) 0009b470:00001009b470_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +25219 clk cpu0 R X0 0000000000000000 +25220 clk cpu0 IT (25184) 0009b474:00001009b474_NS aa1403e1 O EL0t_n : MOV x1,x20 +25220 clk cpu0 R X1 000000000004D0CC +25221 clk cpu0 IT (25185) 0009b478:00001009b478_NS 2a1303e2 O EL0t_n : MOV w2,w19 +25221 clk cpu0 R X2 0000000000000001 +25222 clk cpu0 IT (25186) 0009b47c:00001009b47c_NS 94000414 O EL0t_n : BL 0x9c4cc +25222 clk cpu0 R X30 000000000009B480 +25223 clk cpu0 IT (25187) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +25223 clk cpu0 R SP_EL0 0000000003045800 +25224 clk cpu0 IT (25188) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +25224 clk cpu0 R X8 0000000006216000 +25225 clk cpu0 IT (25189) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +25225 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +25225 clk cpu0 R X8 0000000000000003 +25226 clk cpu0 IT (25190) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +25226 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +25226 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +25227 clk cpu0 IT (25191) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +25227 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000001 +25227 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b480 +25228 clk cpu0 IT (25192) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +25228 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000001 +25228 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +25229 clk cpu0 IT (25193) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +25229 clk cpu0 R cpsr 200003c0 +25230 clk cpu0 IT (25194) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +25230 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +25230 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +25231 clk cpu0 IT (25195) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +25231 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +25231 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +25232 clk cpu0 IT (25196) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +25232 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +25232 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +25233 clk cpu0 IT (25197) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +25233 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +25233 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +25234 clk cpu0 IS (25198) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +25235 clk cpu0 IT (25199) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +25235 clk cpu0 R X20 0000000003008000 +25236 clk cpu0 IT (25200) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +25236 clk cpu0 R X20 0000000003008528 +25237 clk cpu0 IT (25201) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +25237 clk cpu0 R X0 0000000003008528 +25238 clk cpu0 IT (25202) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +25238 clk cpu0 R X19 000000000004D0CC +25239 clk cpu0 IT (25203) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +25239 clk cpu0 R X30 000000000009C510 +25240 clk cpu0 IT (25204) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +25240 clk cpu0 R X8 0000000006216000 +25241 clk cpu0 IT (25205) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +25241 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +25241 clk cpu0 R X8 0000000000000001 +25242 clk cpu0 IT (25206) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +25242 clk cpu0 R cpsr 800003c0 +25243 clk cpu0 IT (25207) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +25244 clk cpu0 IT (25208) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +25245 clk cpu0 IT (25209) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +25245 clk cpu0 R X9 0000000003045800 +25246 clk cpu0 IT (25210) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +25246 clk cpu0 R X8 00000000FFFFFFD0 +25247 clk cpu0 IT (25211) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +25247 clk cpu0 R X10 0000000003045890 +25248 clk cpu0 IT (25212) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +25248 clk cpu0 R X9 0000000003045830 +25249 clk cpu0 IT (25213) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +25249 clk cpu0 R X0 0000000000000000 +25250 clk cpu0 IT (25214) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +25250 clk cpu0 R X1 0000000000000000 +25251 clk cpu0 IT (25215) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +25251 clk cpu0 R X2 0000000000000000 +25252 clk cpu0 IT (25216) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +25252 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +25253 clk cpu0 IT (25217) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +25253 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +25253 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +25254 clk cpu0 IT (25218) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +25255 clk cpu0 IT (25219) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +25255 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +25255 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +25255 clk cpu0 R X8 0000000000000000 +25255 clk cpu0 R X10 0000000003045830 +25256 clk cpu0 IT (25220) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +25256 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +25256 clk cpu0 R X9 0000000003045890 +25257 clk cpu0 IT (25221) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +25257 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +25257 clk cpu0 R X11 00000000FFFFFFD0 +25258 clk cpu0 IT (25222) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +25258 clk cpu0 R X21 0000000000000000 +25259 clk cpu0 IT (25223) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +25259 clk cpu0 R X1 0000000003045830 +25260 clk cpu0 IT (25224) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +25260 clk cpu0 R X0 000000000004D0CC +25261 clk cpu0 IT (25225) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +25261 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +25261 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +25262 clk cpu0 IT (25226) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +25262 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +25263 clk cpu0 IT (25227) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +25263 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +25264 clk cpu0 IT (25228) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +25264 clk cpu0 R X30 000000000009C560 +25265 clk cpu0 IT (25229) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +25265 clk cpu0 R SP_EL0 0000000003045760 +25266 clk cpu0 IT (25230) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +25266 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d0cc +25266 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +25267 clk cpu0 IT (25231) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +25267 clk cpu0 R X19 0000000003045830 +25268 clk cpu0 IT (25232) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +25268 clk cpu0 R X1 000000000004C000 +25269 clk cpu0 IT (25233) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +25269 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +25269 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +25270 clk cpu0 IT (25234) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +25270 clk cpu0 R X20 000000000004D0CC +25271 clk cpu0 IT (25235) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +25271 clk cpu0 R X1 000000000004C00B +25272 clk cpu0 IT (25236) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +25272 clk cpu0 R X0 0000000003045764 +25273 clk cpu0 IT (25237) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +25273 clk cpu0 R X2 000000000000003B +25274 clk cpu0 IT (25238) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +25274 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +25275 clk cpu0 IT (25239) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +25275 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +25275 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216040 +25276 clk cpu0 IT (25240) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +25276 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +25276 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +25277 clk cpu0 IT (25241) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +25277 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +25277 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +25278 clk cpu0 IT (25242) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +25278 clk cpu0 R X30 0000000000092B80 +25279 clk cpu0 IT (25243) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +25279 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +25279 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +25279 clk cpu0 R SP_EL0 0000000003045750 +25280 clk cpu0 IT (25244) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +25280 clk cpu0 R X19 0000000003045764 +25281 clk cpu0 IT (25245) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +25281 clk cpu0 R X30 00000000000104DC +25282 clk cpu0 IT (25246) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +25282 clk cpu0 R cpsr 200003c0 +25283 clk cpu0 IS (25247) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +25284 clk cpu0 IT (25248) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +25284 clk cpu0 R cpsr 400003c0 +25285 clk cpu0 IT (25249) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +25286 clk cpu0 IT (25250) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +25286 clk cpu0 R cpsr 000003c0 +25286 clk cpu0 R X10 0000000000000003 +25287 clk cpu0 IS (25251) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +25288 clk cpu0 IT (25252) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +25288 clk cpu0 R X9 0000000000000020 +25289 clk cpu0 IT (25253) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +25289 clk cpu0 R X8 000000000004C008 +25290 clk cpu0 IT (25254) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +25290 clk cpu0 R cpsr 200003c0 +25291 clk cpu0 IT (25255) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +25291 clk cpu0 R X9 0000000000000008 +25292 clk cpu0 IS (25256) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +25293 clk cpu0 IT (25257) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +25293 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +25293 clk cpu0 R X12 000000000A00000A +25294 clk cpu0 IT (25258) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +25294 clk cpu0 R X10 0000000000000018 +25295 clk cpu0 IT (25259) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +25295 clk cpu0 R X11 000000000000003B +25296 clk cpu0 IT (25260) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25296 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +25296 clk cpu0 R X8 000000000004C00C +25296 clk cpu0 R X13 000000006F727245 +25297 clk cpu0 IT (25261) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25297 clk cpu0 R X12 000000000000000A +25298 clk cpu0 IT (25262) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25298 clk cpu0 R X11 0000000000000037 +25299 clk cpu0 IT (25263) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25299 clk cpu0 R cpsr 200003c0 +25300 clk cpu0 IT (25264) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25300 clk cpu0 R X14 0000000072724500 +25301 clk cpu0 IT (25265) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25301 clk cpu0 R X12 000000007272450A +25302 clk cpu0 IT (25266) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25302 clk cpu0 MW4 03045764:000000845764_NS 7272450a +25302 clk cpu0 R X0 0000000003045768 +25303 clk cpu0 IT (25267) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25303 clk cpu0 R X12 000000006F727245 +25304 clk cpu0 IT (25268) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25305 clk cpu0 IT (25269) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25305 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +25305 clk cpu0 R X8 000000000004C010 +25305 clk cpu0 R X13 0000000049203A72 +25306 clk cpu0 IT (25270) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25306 clk cpu0 R X12 000000000000006F +25307 clk cpu0 IT (25271) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25307 clk cpu0 R X11 0000000000000033 +25308 clk cpu0 IT (25272) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25308 clk cpu0 R cpsr 200003c0 +25309 clk cpu0 IT (25273) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25309 clk cpu0 R X14 00000000203A7200 +25310 clk cpu0 IT (25274) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25310 clk cpu0 R X12 00000000203A726F +25311 clk cpu0 IT (25275) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25311 clk cpu0 MW4 03045768:000000845768_NS 203a726f +25311 clk cpu0 R X0 000000000304576C +25312 clk cpu0 IT (25276) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25312 clk cpu0 R X12 0000000049203A72 +25313 clk cpu0 IT (25277) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25314 clk cpu0 IT (25278) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25314 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +25314 clk cpu0 R X8 000000000004C014 +25314 clk cpu0 R X13 0000000067656C6C +25315 clk cpu0 IT (25279) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25315 clk cpu0 R X12 0000000000000049 +25316 clk cpu0 IT (25280) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25316 clk cpu0 R X11 000000000000002F +25317 clk cpu0 IT (25281) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25317 clk cpu0 R cpsr 200003c0 +25318 clk cpu0 IT (25282) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25318 clk cpu0 R X14 00000000656C6C00 +25319 clk cpu0 IT (25283) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25319 clk cpu0 R X12 00000000656C6C49 +25320 clk cpu0 IT (25284) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25320 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +25320 clk cpu0 R X0 0000000003045770 +25321 clk cpu0 IT (25285) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25321 clk cpu0 R X12 0000000067656C6C +25322 clk cpu0 IT (25286) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25323 clk cpu0 IT (25287) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25323 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +25323 clk cpu0 R X8 000000000004C018 +25323 clk cpu0 R X13 0000000066206C61 +25324 clk cpu0 IT (25288) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25324 clk cpu0 R X12 0000000000000067 +25325 clk cpu0 IT (25289) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25325 clk cpu0 R X11 000000000000002B +25326 clk cpu0 IT (25290) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25326 clk cpu0 R cpsr 200003c0 +25327 clk cpu0 IT (25291) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25327 clk cpu0 R X14 00000000206C6100 +25328 clk cpu0 IT (25292) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25328 clk cpu0 R X12 00000000206C6167 +25329 clk cpu0 IT (25293) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25329 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +25329 clk cpu0 R X0 0000000003045774 +25330 clk cpu0 IT (25294) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25330 clk cpu0 R X12 0000000066206C61 +25331 clk cpu0 IT (25295) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25332 clk cpu0 IT (25296) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25332 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +25332 clk cpu0 R X8 000000000004C01C +25332 clk cpu0 R X13 00000000616D726F +25333 clk cpu0 IT (25297) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25333 clk cpu0 R X12 0000000000000066 +25334 clk cpu0 IT (25298) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25334 clk cpu0 R X11 0000000000000027 +25335 clk cpu0 IT (25299) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25335 clk cpu0 R cpsr 200003c0 +25336 clk cpu0 IT (25300) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25336 clk cpu0 R X14 000000006D726F00 +25337 clk cpu0 IT (25301) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25337 clk cpu0 R X12 000000006D726F66 +25338 clk cpu0 IT (25302) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25338 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +25338 clk cpu0 R X0 0000000003045778 +25339 clk cpu0 IT (25303) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25339 clk cpu0 R X12 00000000616D726F +25340 clk cpu0 IT (25304) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25341 clk cpu0 IT (25305) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25341 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +25341 clk cpu0 R X8 000000000004C020 +25341 clk cpu0 R X13 0000000070732074 +25342 clk cpu0 IT (25306) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25342 clk cpu0 R X12 0000000000000061 +25343 clk cpu0 IT (25307) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25343 clk cpu0 R X11 0000000000000023 +25344 clk cpu0 IT (25308) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25344 clk cpu0 R cpsr 200003c0 +25345 clk cpu0 IT (25309) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25345 clk cpu0 R X14 0000000073207400 +25346 clk cpu0 IT (25310) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25346 clk cpu0 R X12 0000000073207461 +25347 clk cpu0 IT (25311) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25347 clk cpu0 MW4 03045778:000000845778_NS 73207461 +25347 clk cpu0 R X0 000000000304577C +25348 clk cpu0 IT (25312) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25348 clk cpu0 R X12 0000000070732074 +25349 clk cpu0 IT (25313) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25350 clk cpu0 IT (25314) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25350 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +25350 clk cpu0 R X8 000000000004C024 +25350 clk cpu0 R X13 0000000066696365 +25351 clk cpu0 IT (25315) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25351 clk cpu0 R X12 0000000000000070 +25352 clk cpu0 IT (25316) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25352 clk cpu0 R X11 000000000000001F +25353 clk cpu0 IT (25317) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25353 clk cpu0 R cpsr 200003c0 +25354 clk cpu0 IT (25318) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25354 clk cpu0 R X14 0000000069636500 +25355 clk cpu0 IT (25319) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25355 clk cpu0 R X12 0000000069636570 +25356 clk cpu0 IT (25320) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25356 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +25356 clk cpu0 R X0 0000000003045780 +25357 clk cpu0 IT (25321) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25357 clk cpu0 R X12 0000000066696365 +25358 clk cpu0 IT (25322) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25359 clk cpu0 IT (25323) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25359 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +25359 clk cpu0 R X8 000000000004C028 +25359 clk cpu0 R X13 0000000020726569 +25360 clk cpu0 IT (25324) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25360 clk cpu0 R X12 0000000000000066 +25361 clk cpu0 IT (25325) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25361 clk cpu0 R X11 000000000000001B +25362 clk cpu0 IT (25326) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25362 clk cpu0 R cpsr 200003c0 +25363 clk cpu0 IT (25327) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25363 clk cpu0 R X14 0000000072656900 +25364 clk cpu0 IT (25328) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25364 clk cpu0 R X12 0000000072656966 +25365 clk cpu0 IT (25329) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25365 clk cpu0 MW4 03045780:000000845780_NS 72656966 +25365 clk cpu0 R X0 0000000003045784 +25366 clk cpu0 IT (25330) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25366 clk cpu0 R X12 0000000020726569 +25367 clk cpu0 IT (25331) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25368 clk cpu0 IT (25332) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25368 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +25368 clk cpu0 R X8 000000000004C02C +25368 clk cpu0 R X13 0000000064657375 +25369 clk cpu0 IT (25333) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25369 clk cpu0 R X12 0000000000000020 +25370 clk cpu0 IT (25334) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25370 clk cpu0 R X11 0000000000000017 +25371 clk cpu0 IT (25335) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25371 clk cpu0 R cpsr 200003c0 +25372 clk cpu0 IT (25336) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25372 clk cpu0 R X14 0000000065737500 +25373 clk cpu0 IT (25337) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25373 clk cpu0 R X12 0000000065737520 +25374 clk cpu0 IT (25338) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25374 clk cpu0 MW4 03045784:000000845784_NS 65737520 +25374 clk cpu0 R X0 0000000003045788 +25375 clk cpu0 IT (25339) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25375 clk cpu0 R X12 0000000064657375 +25376 clk cpu0 IT (25340) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25377 clk cpu0 IT (25341) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25377 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +25377 clk cpu0 R X8 000000000004C030 +25377 clk cpu0 R X13 000000005F27203A +25378 clk cpu0 IT (25342) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25378 clk cpu0 R X12 0000000000000064 +25379 clk cpu0 IT (25343) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25379 clk cpu0 R X11 0000000000000013 +25380 clk cpu0 IT (25344) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25380 clk cpu0 R cpsr 200003c0 +25381 clk cpu0 IT (25345) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25381 clk cpu0 R X14 0000000027203A00 +25382 clk cpu0 IT (25346) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25382 clk cpu0 R X12 0000000027203A64 +25383 clk cpu0 IT (25347) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25383 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +25383 clk cpu0 R X0 000000000304578C +25384 clk cpu0 IT (25348) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25384 clk cpu0 R X12 000000005F27203A +25385 clk cpu0 IT (25349) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25386 clk cpu0 IT (25350) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25386 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +25386 clk cpu0 R X8 000000000004C034 +25386 clk cpu0 R X13 0000000045202E27 +25387 clk cpu0 IT (25351) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25387 clk cpu0 R X12 000000000000005F +25388 clk cpu0 IT (25352) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25388 clk cpu0 R X11 000000000000000F +25389 clk cpu0 IT (25353) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25389 clk cpu0 R cpsr 200003c0 +25390 clk cpu0 IT (25354) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25390 clk cpu0 R X14 00000000202E2700 +25391 clk cpu0 IT (25355) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25391 clk cpu0 R X12 00000000202E275F +25392 clk cpu0 IT (25356) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25392 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +25392 clk cpu0 R X0 0000000003045790 +25393 clk cpu0 IT (25357) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25393 clk cpu0 R X12 0000000045202E27 +25394 clk cpu0 IT (25358) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25395 clk cpu0 IT (25359) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25395 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +25395 clk cpu0 R X8 000000000004C038 +25395 clk cpu0 R X13 000000006E69646E +25396 clk cpu0 IT (25360) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25396 clk cpu0 R X12 0000000000000045 +25397 clk cpu0 IT (25361) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25397 clk cpu0 R X11 000000000000000B +25398 clk cpu0 IT (25362) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25398 clk cpu0 R cpsr 200003c0 +25399 clk cpu0 IT (25363) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25399 clk cpu0 R X14 0000000069646E00 +25400 clk cpu0 IT (25364) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25400 clk cpu0 R X12 0000000069646E45 +25401 clk cpu0 IT (25365) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25401 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +25401 clk cpu0 R X0 0000000003045794 +25402 clk cpu0 IT (25366) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25402 clk cpu0 R X12 000000006E69646E +25403 clk cpu0 IT (25367) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25404 clk cpu0 IT (25368) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25404 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +25404 clk cpu0 R X8 000000000004C03C +25404 clk cpu0 R X13 0000000065542067 +25405 clk cpu0 IT (25369) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25405 clk cpu0 R X12 000000000000006E +25406 clk cpu0 IT (25370) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25406 clk cpu0 R X11 0000000000000007 +25407 clk cpu0 IT (25371) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25407 clk cpu0 R cpsr 200003c0 +25408 clk cpu0 IT (25372) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25408 clk cpu0 R X14 0000000054206700 +25409 clk cpu0 IT (25373) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25409 clk cpu0 R X12 000000005420676E +25410 clk cpu0 IT (25374) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25410 clk cpu0 MW4 03045794:000000845794_NS 5420676e +25410 clk cpu0 R X0 0000000003045798 +25411 clk cpu0 IT (25375) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25411 clk cpu0 R X12 0000000065542067 +25412 clk cpu0 IT (25376) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25413 clk cpu0 IT (25377) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25413 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +25413 clk cpu0 R X8 000000000004C040 +25413 clk cpu0 R X13 000000000A2E7473 +25414 clk cpu0 IT (25378) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25414 clk cpu0 R X12 0000000000000065 +25415 clk cpu0 IT (25379) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25415 clk cpu0 R X11 0000000000000003 +25416 clk cpu0 IT (25380) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25416 clk cpu0 R cpsr 600003c0 +25417 clk cpu0 IT (25381) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25417 clk cpu0 R X14 000000002E747300 +25418 clk cpu0 IT (25382) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25418 clk cpu0 R X12 000000002E747365 +25419 clk cpu0 IT (25383) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25419 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +25419 clk cpu0 R X0 000000000304579C +25420 clk cpu0 IT (25384) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25420 clk cpu0 R X12 000000000A2E7473 +25421 clk cpu0 IS (25385) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25422 clk cpu0 IT (25386) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +25422 clk cpu0 R X2 0000000000000003 +25423 clk cpu0 IT (25387) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +25423 clk cpu0 R X9 0000000000000001 +25424 clk cpu0 IT (25388) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +25424 clk cpu0 R X8 000000000004C03F +25425 clk cpu0 IT (25389) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +25425 clk cpu0 R X1 000000000004C043 +25426 clk cpu0 IT (25390) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +25426 clk cpu0 R cpsr 200003c0 +25427 clk cpu0 IS (25391) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +25428 clk cpu0 IT (25392) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +25428 clk cpu0 MR1 0004c043:00001004c043_NS 0a +25428 clk cpu0 R X8 000000000000000A +25429 clk cpu0 IT (25393) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +25429 clk cpu0 MW1 0304579c:00000084579c_NS 0a +25430 clk cpu0 IS (25394) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +25431 clk cpu0 IT (25395) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +25431 clk cpu0 MR1 0004c044:00001004c044_NS 00 +25431 clk cpu0 R X8 0000000000000000 +25432 clk cpu0 IT (25396) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +25432 clk cpu0 R cpsr 600003c0 +25433 clk cpu0 IT (25397) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +25433 clk cpu0 MW1 0304579d:00000084579d_NS 00 +25434 clk cpu0 IS (25398) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +25435 clk cpu0 IT (25399) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +25435 clk cpu0 MR1 0004c045:00001004c045_NS 00 +25435 clk cpu0 R X8 0000000000000000 +25436 clk cpu0 IT (25400) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +25436 clk cpu0 MW1 0304579e:00000084579e_NS 00 +25437 clk cpu0 IT (25401) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +25438 clk cpu0 IT (25402) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +25438 clk cpu0 R X0 0000000003045764 +25439 clk cpu0 IT (25403) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +25439 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +25439 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +25439 clk cpu0 R SP_EL0 0000000003045760 +25439 clk cpu0 R X19 0000000003045830 +25439 clk cpu0 R X30 0000000000092B80 +25440 clk cpu0 IT (25404) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +25441 clk cpu0 IT (25405) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +25441 clk cpu0 R X22 000000000004C000 +25442 clk cpu0 IT (25406) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +25442 clk cpu0 R X23 000000000004C000 +25443 clk cpu0 IT (25407) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +25443 clk cpu0 R X26 0000000000000000 +25444 clk cpu0 IT (25408) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +25444 clk cpu0 R X21 0000000003029000 +25445 clk cpu0 IT (25409) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +25445 clk cpu0 R X22 000000000004C108 +25446 clk cpu0 IT (25410) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +25446 clk cpu0 R X23 000000000004C129 +25447 clk cpu0 IT (25411) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +25447 clk cpu0 R X24 0000000003041000 +25448 clk cpu0 IT (25412) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +25448 clk cpu0 R X25 0000000006216000 +25449 clk cpu0 IT (25413) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +25450 clk cpu0 IT (25414) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25450 clk cpu0 MR1 0004d0cc:00001004d0cc_NS 0a +25450 clk cpu0 R X8 000000000000000A +25451 clk cpu0 IT (25415) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25451 clk cpu0 R cpsr 800003c0 +25452 clk cpu0 IS (25416) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25453 clk cpu0 IS (25417) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25454 clk cpu0 IT (25418) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25454 clk cpu0 R cpsr 000003c0 +25455 clk cpu0 IT (25419) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25456 clk cpu0 IT (25420) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25456 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25456 clk cpu0 R X9 0000000013000000 +25457 clk cpu0 IT (25421) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25457 clk cpu0 R X27 000000000004D0CC +25458 clk cpu0 IT (25422) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25458 clk cpu0 R X20 000000000004D0CD +TUBE CPU0: +25459 clk cpu0 IT (25423) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25459 clk cpu0 MW1 13000000:000013000000_NS 0a +25460 clk cpu0 IT (25424) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25460 clk cpu0 MR1 0004d0cd:00001004d0cd_NS 3e +25460 clk cpu0 R X8 000000000000003E +25461 clk cpu0 IT (25425) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25461 clk cpu0 R cpsr 200003c0 +25462 clk cpu0 IS (25426) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25463 clk cpu0 IS (25427) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25464 clk cpu0 IT (25428) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25464 clk cpu0 R cpsr 000003c0 +25465 clk cpu0 IT (25429) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25466 clk cpu0 IT (25430) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25466 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25466 clk cpu0 R X9 0000000013000000 +25467 clk cpu0 IT (25431) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25467 clk cpu0 R X27 000000000004D0CD +25468 clk cpu0 IT (25432) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25468 clk cpu0 R X20 000000000004D0CE +25469 clk cpu0 IT (25433) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25469 clk cpu0 MW1 13000000:000013000000_NS 3e +25470 clk cpu0 IT (25434) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25470 clk cpu0 MR1 0004d0ce:00001004d0ce_NS 3e +25470 clk cpu0 R X8 000000000000003E +25471 clk cpu0 IT (25435) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25471 clk cpu0 R cpsr 200003c0 +25472 clk cpu0 IS (25436) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25473 clk cpu0 IS (25437) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25474 clk cpu0 IT (25438) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25474 clk cpu0 R cpsr 000003c0 +25475 clk cpu0 IT (25439) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25476 clk cpu0 IT (25440) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25476 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25476 clk cpu0 R X9 0000000013000000 +25477 clk cpu0 IT (25441) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25477 clk cpu0 R X27 000000000004D0CE +25478 clk cpu0 IT (25442) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25478 clk cpu0 R X20 000000000004D0CF +25479 clk cpu0 IT (25443) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25479 clk cpu0 MW1 13000000:000013000000_NS 3e +25480 clk cpu0 IT (25444) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25480 clk cpu0 MR1 0004d0cf:00001004d0cf_NS 43 +25480 clk cpu0 R X8 0000000000000043 +25481 clk cpu0 IT (25445) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25481 clk cpu0 R cpsr 200003c0 +25482 clk cpu0 IS (25446) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25483 clk cpu0 IS (25447) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25484 clk cpu0 IT (25448) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25484 clk cpu0 R cpsr 000003c0 +25485 clk cpu0 IT (25449) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25486 clk cpu0 IT (25450) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25486 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25486 clk cpu0 R X9 0000000013000000 +25487 clk cpu0 IT (25451) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25487 clk cpu0 R X27 000000000004D0CF +25488 clk cpu0 IT (25452) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25488 clk cpu0 R X20 000000000004D0D0 +25489 clk cpu0 IT (25453) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25489 clk cpu0 MW1 13000000:000013000000_NS 43 +25490 clk cpu0 IT (25454) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25490 clk cpu0 MR1 0004d0d0:00001004d0d0_NS 50 +25490 clk cpu0 R X8 0000000000000050 +25491 clk cpu0 IT (25455) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25491 clk cpu0 R cpsr 200003c0 +25492 clk cpu0 IS (25456) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25493 clk cpu0 IS (25457) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25494 clk cpu0 IT (25458) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25494 clk cpu0 R cpsr 400003c0 +25495 clk cpu0 IS (25459) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25496 clk cpu0 IT (25460) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +25496 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +25496 clk cpu0 R X8 0000000000000000 +25497 clk cpu0 IT (25461) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +25497 clk cpu0 MR8 0004d0d0:00001004d0d0_NS 3e0a000a_64255550 +25497 clk cpu0 R X0 3E0A000A64255550 +25498 clk cpu0 IT (25462) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +25498 clk cpu0 R cpsr 800003c0 +25499 clk cpu0 IT (25463) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +25500 clk cpu0 IT (25464) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +25500 clk cpu0 R X27 0000000000000000 +25501 clk cpu0 IT (25465) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +25501 clk cpu0 R X28 000000000004D0D0 +25502 clk cpu0 IT (25466) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +25502 clk cpu0 R X8 00000000FFFFFFF8 +25503 clk cpu0 IT (25467) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25503 clk cpu0 R cpsr 000003c0 +25503 clk cpu0 R X9 0000000000000050 +25504 clk cpu0 IS (25468) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25505 clk cpu0 IT (25469) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25505 clk cpu0 R cpsr 200003c0 +25506 clk cpu0 IS (25470) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25507 clk cpu0 IT (25471) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25507 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25507 clk cpu0 R X9 0000000013000000 +25508 clk cpu0 IT (25472) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25508 clk cpu0 R cpsr 800003c0 +25508 clk cpu0 R X8 00000000FFFFFFF9 +25509 clk cpu0 IT (25473) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25509 clk cpu0 MW1 13000000:000013000000_NS 50 +25510 clk cpu0 IT (25474) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25510 clk cpu0 R X0 003E0A000A642555 +25511 clk cpu0 IT (25475) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25512 clk cpu0 IT (25476) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25512 clk cpu0 R cpsr 000003c0 +25512 clk cpu0 R X9 0000000000000055 +25513 clk cpu0 IS (25477) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25514 clk cpu0 IT (25478) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25514 clk cpu0 R cpsr 200003c0 +25515 clk cpu0 IS (25479) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25516 clk cpu0 IT (25480) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25516 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25516 clk cpu0 R X9 0000000013000000 +25517 clk cpu0 IT (25481) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25517 clk cpu0 R cpsr 800003c0 +25517 clk cpu0 R X8 00000000FFFFFFFA +25518 clk cpu0 IT (25482) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25518 clk cpu0 MW1 13000000:000013000000_NS 55 +25519 clk cpu0 IT (25483) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25519 clk cpu0 R X0 00003E0A000A6425 +25520 clk cpu0 IT (25484) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25521 clk cpu0 IT (25485) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25521 clk cpu0 R cpsr 000003c0 +25521 clk cpu0 R X9 0000000000000025 +25522 clk cpu0 IS (25486) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25523 clk cpu0 IT (25487) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25523 clk cpu0 R cpsr 600003c0 +25524 clk cpu0 IT (25488) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25525 clk cpu0 IT (25489) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +25525 clk cpu0 R X8 00000000FFFFFFFA +25526 clk cpu0 IT (25490) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +25526 clk cpu0 R X9 0000000000000001 +25527 clk cpu0 IT (25491) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +25527 clk cpu0 R X9 000000000004D0D1 +25528 clk cpu0 IT (25492) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +25528 clk cpu0 R cpsr 200003c0 +25529 clk cpu0 IT (25493) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +25529 clk cpu0 R X27 000000000004D0D1 +25530 clk cpu0 IT (25494) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +25530 clk cpu0 R X20 000000000004D0D2 +25531 clk cpu0 IT (25495) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +25532 clk cpu0 IT (25496) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25532 clk cpu0 MR1 0004d0d2:00001004d0d2_NS 25 +25532 clk cpu0 R X8 0000000000000025 +25533 clk cpu0 IT (25497) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25533 clk cpu0 R cpsr 600003c0 +25534 clk cpu0 IT (25498) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25535 clk cpu0 IT (25499) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +25535 clk cpu0 MW4 03029734:000000829734_NS 00000000 +25536 clk cpu0 IT (25500) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +25536 clk cpu0 R X27 000000000004D0D2 +25537 clk cpu0 IT (25501) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +25537 clk cpu0 MR1 0004d0d3:00001004d0d3_NS 64 +25537 clk cpu0 R X27 000000000004D0D3 +25537 clk cpu0 R X28 0000000000000064 +25538 clk cpu0 IT (25502) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +25538 clk cpu0 R cpsr 200003c0 +25539 clk cpu0 IS (25503) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +25540 clk cpu0 IT (25504) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +25541 clk cpu0 IT (25505) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +25541 clk cpu0 R X8 000000000000000C +25542 clk cpu0 IT (25506) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +25542 clk cpu0 R cpsr 800003c0 +25543 clk cpu0 IS (25507) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +25544 clk cpu0 IT (25508) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +25544 clk cpu0 R X9 0000000000092CE0 +25545 clk cpu0 IT (25509) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +25545 clk cpu0 MR1 0004c114:00001004c114_NS 0e +25545 clk cpu0 R X10 000000000000000E +25546 clk cpu0 IT (25510) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +25546 clk cpu0 R X9 0000000000092D18 +25547 clk cpu0 IT (25511) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +25547 clk cpu0 R cpsr 800007c0 +25548 clk cpu0 IT (25512) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +25548 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +25548 clk cpu0 R cpsr 800003c0 +25548 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +25549 clk cpu0 IS (25513) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +25550 clk cpu0 IT (25514) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +25550 clk cpu0 R X9 00000000FFFFFFD8 +25551 clk cpu0 IT (25515) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +25551 clk cpu0 R cpsr a00003c0 +25552 clk cpu0 IT (25516) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +25552 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +25553 clk cpu0 IT (25517) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +25554 clk cpu0 IT (25518) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +25554 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +25554 clk cpu0 R X9 0000000003045830 +25555 clk cpu0 IT (25519) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +25555 clk cpu0 R X8 0000000003045800 +25556 clk cpu0 IT (25520) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +25557 clk cpu0 IT (25521) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +25557 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000001 +25557 clk cpu0 R X0 0000000000000001 +25558 clk cpu0 IT (25522) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +25558 clk cpu0 R X1 000000000000000A +25559 clk cpu0 IT (25523) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +25559 clk cpu0 R X30 0000000000092D48 +25560 clk cpu0 IT (25524) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +25560 clk cpu0 R SP_EL0 0000000003045740 +25561 clk cpu0 IT (25525) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +25561 clk cpu0 R X8 3030303030303030 +25562 clk cpu0 IT (25526) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +25562 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +25562 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +25563 clk cpu0 IT (25527) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +25563 clk cpu0 MW4 03045758:000000845758_NS 30303030 +25564 clk cpu0 IS (25528) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +25565 clk cpu0 IT (25529) 00095680:000010095680_NS aa1f03eb O EL0t_n : MOV x11,xzr +25565 clk cpu0 R X11 0000000000000000 +25566 clk cpu0 IT (25530) 00095684:000010095684_NS 2a0103e8 O EL0t_n : MOV w8,w1 +25566 clk cpu0 R X8 000000000000000A +25567 clk cpu0 IT (25531) 00095688:000010095688_NS 1103dc29 O EL0t_n : ADD w9,w1,#0xf7 +25567 clk cpu0 R X9 0000000000000101 +25568 clk cpu0 IT (25532) 0009568c:00001009568c_NS 910023ea O EL0t_n : ADD x10,sp,#8 +25568 clk cpu0 R X10 0000000003045748 +25569 clk cpu0 IT (25533) 00095690:000010095690_NS 9ac8080c O EL0t_n : UDIV x12,x0,x8 +25569 clk cpu0 R X12 0000000000000000 +25570 clk cpu0 IT (25534) 00095694:000010095694_NS 1b08818d O EL0t_n : MSUB w13,w12,w8,w0 +25570 clk cpu0 R X13 0000000000000001 +25571 clk cpu0 IT (25535) 00095698:000010095698_NS 710025bf O EL0t_n : CMP w13,#9 +25571 clk cpu0 R cpsr 800003c0 +25572 clk cpu0 IT (25536) 0009569c:00001009569c_NS 1a9f812e O EL0t_n : CSEL w14,w9,wzr,HI +25572 clk cpu0 R X14 0000000000000000 +25573 clk cpu0 IT (25537) 000956a0:0000100956a0_NS 0b0d01cd O EL0t_n : ADD w13,w14,w13 +25573 clk cpu0 R X13 0000000000000001 +25574 clk cpu0 IT (25538) 000956a4:0000100956a4_NS 1100c1ad O EL0t_n : ADD w13,w13,#0x30 +25574 clk cpu0 R X13 0000000000000031 +25575 clk cpu0 IT (25539) 000956a8:0000100956a8_NS eb08001f O EL0t_n : CMP x0,x8 +25575 clk cpu0 R cpsr 800003c0 +25576 clk cpu0 IT (25540) 000956ac:0000100956ac_NS 382b694d O EL0t_n : STRB w13,[x10,x11] +25576 clk cpu0 MW1 03045748:000000845748_NS 31 +25577 clk cpu0 IT (25541) 000956b0:0000100956b0_NS 9100056b O EL0t_n : ADD x11,x11,#1 +25577 clk cpu0 R X11 0000000000000001 +25578 clk cpu0 IT (25542) 000956b4:0000100956b4_NS aa0c03e0 O EL0t_n : MOV x0,x12 +25578 clk cpu0 R X0 0000000000000000 +25579 clk cpu0 IS (25543) 000956b8:0000100956b8_NS 54fffec2 O EL0t_n : B.CS 0x95690 +25580 clk cpu0 IT (25544) 000956bc:0000100956bc_NS 14000002 O EL0t_n : B 0x956c4 +25581 clk cpu0 IT (25545) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +25581 clk cpu0 R X8 0000000003029000 +25582 clk cpu0 IT (25546) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +25582 clk cpu0 MR4 03029734:000000829734_NS 00000000 +25582 clk cpu0 R X8 0000000000000000 +25583 clk cpu0 IT (25547) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +25583 clk cpu0 R cpsr 800003c0 +25584 clk cpu0 IT (25548) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +25584 clk cpu0 R X8 0000000000000001 +25585 clk cpu0 IT (25549) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +25585 clk cpu0 R cpsr 600003c0 +25586 clk cpu0 IS (25550) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +25587 clk cpu0 IT (25551) 000956dc:0000100956dc_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +25587 clk cpu0 R X9 0000000003045748 +25588 clk cpu0 IT (25552) 000956e0:0000100956e0_NS 93407d08 O EL0t_n : SXTW x8,w8 +25588 clk cpu0 R X8 0000000000000001 +25589 clk cpu0 IT (25553) 000956e4:0000100956e4_NS d1000529 O EL0t_n : SUB x9,x9,#1 +25589 clk cpu0 R X9 0000000003045747 +25590 clk cpu0 IT (25554) 000956e8:0000100956e8_NS b0030c0a O EL0t_n : ADRP x10,0x62166e8 +25590 clk cpu0 R X10 0000000006216000 +25591 clk cpu0 IT (25555) 000956ec:0000100956ec_NS 3868692b O EL0t_n : LDRB w11,[x9,x8] +25591 clk cpu0 MR1 03045748:000000845748_NS 31 +25591 clk cpu0 R X11 0000000000000031 +25592 clk cpu0 IT (25556) 000956f0:0000100956f0_NS f940714c O EL0t_n : LDR x12,[x10,#0xe0] +25592 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25592 clk cpu0 R X12 0000000013000000 +25593 clk cpu0 IT (25557) 000956f4:0000100956f4_NS d1000508 O EL0t_n : SUB x8,x8,#1 +25593 clk cpu0 R X8 0000000000000000 +25594 clk cpu0 IT (25558) 000956f8:0000100956f8_NS f100011f O EL0t_n : CMP x8,#0 +25594 clk cpu0 R cpsr 600003c0 +25595 clk cpu0 IT (25559) 000956fc:0000100956fc_NS 3900018b O EL0t_n : STRB w11,[x12,#0] +25595 clk cpu0 MW1 13000000:000013000000_NS 31 +25596 clk cpu0 IS (25560) 00095700:000010095700_NS 54ffff6c O EL0t_n : B.GT 0x956ec +25597 clk cpu0 IT (25561) 00095704:000010095704_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +25597 clk cpu0 R SP_EL0 0000000003045760 +25598 clk cpu0 IT (25562) 00095708:000010095708_NS d65f03c0 O EL0t_n : RET +25599 clk cpu0 IT (25563) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +25599 clk cpu0 R X20 000000000004D0D4 +25600 clk cpu0 IT (25564) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +25601 clk cpu0 IT (25565) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25601 clk cpu0 MR1 0004d0d4:00001004d0d4_NS 0a +25601 clk cpu0 R X8 000000000000000A +25602 clk cpu0 IT (25566) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25602 clk cpu0 R cpsr 800003c0 +25603 clk cpu0 IS (25567) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25604 clk cpu0 IS (25568) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25605 clk cpu0 IT (25569) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25605 clk cpu0 R cpsr 000003c0 +25606 clk cpu0 IT (25570) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25607 clk cpu0 IT (25571) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25607 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25607 clk cpu0 R X9 0000000013000000 +25608 clk cpu0 IT (25572) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25608 clk cpu0 R X27 000000000004D0D4 +25609 clk cpu0 IT (25573) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25609 clk cpu0 R X20 000000000004D0D5 +TUBE CPU0: >>CPU1 +25610 clk cpu0 IT (25574) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25610 clk cpu0 MW1 13000000:000013000000_NS 0a +25611 clk cpu0 IT (25575) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25611 clk cpu0 MR1 0004d0d5:00001004d0d5_NS 00 +25611 clk cpu0 R X8 0000000000000000 +25612 clk cpu0 IT (25576) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25612 clk cpu0 R cpsr 800003c0 +25613 clk cpu0 IS (25577) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25614 clk cpu0 IT (25578) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25615 clk cpu0 IT (25579) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +25616 clk cpu0 IT (25580) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +25616 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d0cc +25616 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +25616 clk cpu0 R X19 000000000004D0CC +25616 clk cpu0 R X30 000000000009C560 +25617 clk cpu0 IT (25581) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +25617 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +25617 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +25617 clk cpu0 R X20 0000000003008528 +25617 clk cpu0 R X21 0000000000000000 +25618 clk cpu0 IT (25582) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +25618 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +25618 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +25618 clk cpu0 R X22 000000000004D076 +25618 clk cpu0 R X23 000000000004D06C +25619 clk cpu0 IT (25583) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +25619 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +25619 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +25619 clk cpu0 R X24 000000000004D080 +25619 clk cpu0 R X25 0000000006216000 +25620 clk cpu0 IT (25584) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +25620 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +25620 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216040 +25620 clk cpu0 R X26 0000000006216040 +25620 clk cpu0 R X27 0001000100010001 +25621 clk cpu0 IT (25585) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +25621 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +25621 clk cpu0 R X28 FF7FFF7FFF7FFF7F +25622 clk cpu0 IT (25586) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +25622 clk cpu0 R SP_EL0 0000000003045800 +25623 clk cpu0 IT (25587) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +25624 clk cpu0 IT (25588) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +25624 clk cpu0 R X0 0000000000000001 +25625 clk cpu0 IT (25589) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +25625 clk cpu0 R X1 0000000000000000 +25626 clk cpu0 IT (25590) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +25626 clk cpu0 R X2 0000000000000000 +25627 clk cpu0 IT (25591) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +25628 clk cpu0 IT (25592) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +25629 clk cpu0 IT (25593) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +25629 clk cpu0 R X0 0000000003008528 +25630 clk cpu0 IT (25594) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +25630 clk cpu0 R X30 000000000009C57C +25631 clk cpu0 IT (25595) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +25632 clk cpu0 IT (25596) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +25632 clk cpu0 R X8 0000000006216000 +25633 clk cpu0 IT (25597) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +25633 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +25633 clk cpu0 R X8 0000000000000001 +25634 clk cpu0 IT (25598) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +25634 clk cpu0 R cpsr 800003c0 +25635 clk cpu0 IT (25599) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +25636 clk cpu0 IT (25600) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +25637 clk cpu0 IT (25601) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +25637 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000001 +25637 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b480 +25637 clk cpu0 R X19 0000000000000001 +25637 clk cpu0 R X30 000000000009B480 +25638 clk cpu0 IT (25602) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +25638 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +25638 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +25638 clk cpu0 R X20 000000000004D0CC +25638 clk cpu0 R X21 000000000004CF91 +25639 clk cpu0 IT (25603) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +25639 clk cpu0 R SP_EL0 0000000003045890 +25640 clk cpu0 IT (25604) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +25641 clk cpu0 IT (25605) 0009b480:00001009b480_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +25641 clk cpu0 R X0 0000000000000000 +25642 clk cpu0 IT (25606) 0009b484:00001009b484_NS aa1503e1 O EL0t_n : MOV x1,x21 +25642 clk cpu0 R X1 000000000004CF91 +25643 clk cpu0 IT (25607) 0009b488:00001009b488_NS 94000411 O EL0t_n : BL 0x9c4cc +25643 clk cpu0 R X30 000000000009B48C +25644 clk cpu0 IT (25608) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +25644 clk cpu0 R SP_EL0 0000000003045800 +25645 clk cpu0 IT (25609) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +25645 clk cpu0 R X8 0000000006216000 +25646 clk cpu0 IT (25610) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +25646 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +25646 clk cpu0 R X8 0000000000000003 +25647 clk cpu0 IT (25611) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +25647 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +25647 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +25648 clk cpu0 IT (25612) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +25648 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000001 +25648 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b48c +25649 clk cpu0 IT (25613) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +25649 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +25649 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +25650 clk cpu0 IT (25614) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +25650 clk cpu0 R cpsr 200003c0 +25651 clk cpu0 IT (25615) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +25651 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +25651 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +25652 clk cpu0 IT (25616) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +25652 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +25652 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +25653 clk cpu0 IT (25617) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +25653 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +25653 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +25654 clk cpu0 IT (25618) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +25654 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +25654 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +25655 clk cpu0 IS (25619) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +25656 clk cpu0 IT (25620) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +25656 clk cpu0 R X20 0000000003008000 +25657 clk cpu0 IT (25621) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +25657 clk cpu0 R X20 0000000003008528 +25658 clk cpu0 IT (25622) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +25658 clk cpu0 R X0 0000000003008528 +25659 clk cpu0 IT (25623) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +25659 clk cpu0 R X19 000000000004CF91 +25660 clk cpu0 IT (25624) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +25660 clk cpu0 R X30 000000000009C510 +25661 clk cpu0 IT (25625) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +25661 clk cpu0 R X8 0000000006216000 +25662 clk cpu0 IT (25626) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +25662 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +25662 clk cpu0 R X8 0000000000000001 +25663 clk cpu0 IT (25627) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +25663 clk cpu0 R cpsr 800003c0 +25664 clk cpu0 IT (25628) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +25665 clk cpu0 IT (25629) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +25666 clk cpu0 IT (25630) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +25666 clk cpu0 R X9 0000000003045800 +25667 clk cpu0 IT (25631) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +25667 clk cpu0 R X8 00000000FFFFFFD0 +25668 clk cpu0 IT (25632) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +25668 clk cpu0 R X10 0000000003045890 +25669 clk cpu0 IT (25633) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +25669 clk cpu0 R X9 0000000003045830 +25670 clk cpu0 IT (25634) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +25670 clk cpu0 R X0 0000000000000000 +25671 clk cpu0 IT (25635) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +25671 clk cpu0 R X1 0000000000000000 +25672 clk cpu0 IT (25636) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +25672 clk cpu0 R X2 0000000000000000 +25673 clk cpu0 IT (25637) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +25673 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +25674 clk cpu0 IT (25638) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +25674 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +25674 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +25675 clk cpu0 IT (25639) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +25676 clk cpu0 IT (25640) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +25676 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +25676 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +25676 clk cpu0 R X8 0000000000000000 +25676 clk cpu0 R X10 0000000003045830 +25677 clk cpu0 IT (25641) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +25677 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +25677 clk cpu0 R X9 0000000003045890 +25678 clk cpu0 IT (25642) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +25678 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +25678 clk cpu0 R X11 00000000FFFFFFD0 +25679 clk cpu0 IT (25643) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +25679 clk cpu0 R X21 0000000000000000 +25680 clk cpu0 IT (25644) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +25680 clk cpu0 R X1 0000000003045830 +25681 clk cpu0 IT (25645) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +25681 clk cpu0 R X0 000000000004CF91 +25682 clk cpu0 IT (25646) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +25682 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +25682 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +25683 clk cpu0 IT (25647) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +25683 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +25684 clk cpu0 IT (25648) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +25684 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +25685 clk cpu0 IT (25649) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +25685 clk cpu0 R X30 000000000009C560 +25686 clk cpu0 IT (25650) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +25686 clk cpu0 R SP_EL0 0000000003045760 +25687 clk cpu0 IT (25651) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +25687 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004cf91 +25687 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +25688 clk cpu0 IT (25652) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +25688 clk cpu0 R X19 0000000003045830 +25689 clk cpu0 IT (25653) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +25689 clk cpu0 R X1 000000000004C000 +25690 clk cpu0 IT (25654) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +25690 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +25690 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +25691 clk cpu0 IT (25655) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +25691 clk cpu0 R X20 000000000004CF91 +25692 clk cpu0 IT (25656) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +25692 clk cpu0 R X1 000000000004C00B +25693 clk cpu0 IT (25657) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +25693 clk cpu0 R X0 0000000003045764 +25694 clk cpu0 IT (25658) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +25694 clk cpu0 R X2 000000000000003B +25695 clk cpu0 IT (25659) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +25695 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +25696 clk cpu0 IT (25660) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +25696 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +25696 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216040 +25697 clk cpu0 IT (25661) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +25697 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +25697 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +25698 clk cpu0 IT (25662) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +25698 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +25698 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +25699 clk cpu0 IT (25663) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +25699 clk cpu0 R X30 0000000000092B80 +25700 clk cpu0 IT (25664) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +25700 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +25700 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +25700 clk cpu0 R SP_EL0 0000000003045750 +25701 clk cpu0 IT (25665) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +25701 clk cpu0 R X19 0000000003045764 +25702 clk cpu0 IT (25666) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +25702 clk cpu0 R X30 00000000000104DC +25703 clk cpu0 IT (25667) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +25703 clk cpu0 R cpsr 200003c0 +25704 clk cpu0 IS (25668) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +25705 clk cpu0 IT (25669) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +25705 clk cpu0 R cpsr 400003c0 +25706 clk cpu0 IT (25670) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +25707 clk cpu0 IT (25671) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +25707 clk cpu0 R cpsr 000003c0 +25707 clk cpu0 R X10 0000000000000003 +25708 clk cpu0 IS (25672) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +25709 clk cpu0 IT (25673) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +25709 clk cpu0 R X9 0000000000000020 +25710 clk cpu0 IT (25674) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +25710 clk cpu0 R X8 000000000004C008 +25711 clk cpu0 IT (25675) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +25711 clk cpu0 R cpsr 200003c0 +25712 clk cpu0 IT (25676) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +25712 clk cpu0 R X9 0000000000000008 +25713 clk cpu0 IS (25677) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +25714 clk cpu0 IT (25678) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +25714 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +25714 clk cpu0 R X12 000000000A00000A +25715 clk cpu0 IT (25679) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +25715 clk cpu0 R X10 0000000000000018 +25716 clk cpu0 IT (25680) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +25716 clk cpu0 R X11 000000000000003B +25717 clk cpu0 IT (25681) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25717 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +25717 clk cpu0 R X8 000000000004C00C +25717 clk cpu0 R X13 000000006F727245 +25718 clk cpu0 IT (25682) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25718 clk cpu0 R X12 000000000000000A +25719 clk cpu0 IT (25683) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25719 clk cpu0 R X11 0000000000000037 +25720 clk cpu0 IT (25684) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25720 clk cpu0 R cpsr 200003c0 +25721 clk cpu0 IT (25685) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25721 clk cpu0 R X14 0000000072724500 +25722 clk cpu0 IT (25686) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25722 clk cpu0 R X12 000000007272450A +25723 clk cpu0 IT (25687) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25723 clk cpu0 MW4 03045764:000000845764_NS 7272450a +25723 clk cpu0 R X0 0000000003045768 +25724 clk cpu0 IT (25688) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25724 clk cpu0 R X12 000000006F727245 +25725 clk cpu0 IT (25689) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25726 clk cpu0 IT (25690) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25726 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +25726 clk cpu0 R X8 000000000004C010 +25726 clk cpu0 R X13 0000000049203A72 +25727 clk cpu0 IT (25691) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25727 clk cpu0 R X12 000000000000006F +25728 clk cpu0 IT (25692) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25728 clk cpu0 R X11 0000000000000033 +25729 clk cpu0 IT (25693) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25729 clk cpu0 R cpsr 200003c0 +25730 clk cpu0 IT (25694) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25730 clk cpu0 R X14 00000000203A7200 +25731 clk cpu0 IT (25695) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25731 clk cpu0 R X12 00000000203A726F +25732 clk cpu0 IT (25696) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25732 clk cpu0 MW4 03045768:000000845768_NS 203a726f +25732 clk cpu0 R X0 000000000304576C +25733 clk cpu0 IT (25697) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25733 clk cpu0 R X12 0000000049203A72 +25734 clk cpu0 IT (25698) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25735 clk cpu0 IT (25699) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25735 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +25735 clk cpu0 R X8 000000000004C014 +25735 clk cpu0 R X13 0000000067656C6C +25736 clk cpu0 IT (25700) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25736 clk cpu0 R X12 0000000000000049 +25737 clk cpu0 IT (25701) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25737 clk cpu0 R X11 000000000000002F +25738 clk cpu0 IT (25702) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25738 clk cpu0 R cpsr 200003c0 +25739 clk cpu0 IT (25703) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25739 clk cpu0 R X14 00000000656C6C00 +25740 clk cpu0 IT (25704) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25740 clk cpu0 R X12 00000000656C6C49 +25741 clk cpu0 IT (25705) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25741 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +25741 clk cpu0 R X0 0000000003045770 +25742 clk cpu0 IT (25706) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25742 clk cpu0 R X12 0000000067656C6C +25743 clk cpu0 IT (25707) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25744 clk cpu0 IT (25708) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25744 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +25744 clk cpu0 R X8 000000000004C018 +25744 clk cpu0 R X13 0000000066206C61 +25745 clk cpu0 IT (25709) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25745 clk cpu0 R X12 0000000000000067 +25746 clk cpu0 IT (25710) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25746 clk cpu0 R X11 000000000000002B +25747 clk cpu0 IT (25711) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25747 clk cpu0 R cpsr 200003c0 +25748 clk cpu0 IT (25712) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25748 clk cpu0 R X14 00000000206C6100 +25749 clk cpu0 IT (25713) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25749 clk cpu0 R X12 00000000206C6167 +25750 clk cpu0 IT (25714) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25750 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +25750 clk cpu0 R X0 0000000003045774 +25751 clk cpu0 IT (25715) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25751 clk cpu0 R X12 0000000066206C61 +25752 clk cpu0 IT (25716) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25753 clk cpu0 IT (25717) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25753 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +25753 clk cpu0 R X8 000000000004C01C +25753 clk cpu0 R X13 00000000616D726F +25754 clk cpu0 IT (25718) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25754 clk cpu0 R X12 0000000000000066 +25755 clk cpu0 IT (25719) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25755 clk cpu0 R X11 0000000000000027 +25756 clk cpu0 IT (25720) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25756 clk cpu0 R cpsr 200003c0 +25757 clk cpu0 IT (25721) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25757 clk cpu0 R X14 000000006D726F00 +25758 clk cpu0 IT (25722) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25758 clk cpu0 R X12 000000006D726F66 +25759 clk cpu0 IT (25723) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25759 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +25759 clk cpu0 R X0 0000000003045778 +25760 clk cpu0 IT (25724) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25760 clk cpu0 R X12 00000000616D726F +25761 clk cpu0 IT (25725) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25762 clk cpu0 IT (25726) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25762 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +25762 clk cpu0 R X8 000000000004C020 +25762 clk cpu0 R X13 0000000070732074 +25763 clk cpu0 IT (25727) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25763 clk cpu0 R X12 0000000000000061 +25764 clk cpu0 IT (25728) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25764 clk cpu0 R X11 0000000000000023 +25765 clk cpu0 IT (25729) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25765 clk cpu0 R cpsr 200003c0 +25766 clk cpu0 IT (25730) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25766 clk cpu0 R X14 0000000073207400 +25767 clk cpu0 IT (25731) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25767 clk cpu0 R X12 0000000073207461 +25768 clk cpu0 IT (25732) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25768 clk cpu0 MW4 03045778:000000845778_NS 73207461 +25768 clk cpu0 R X0 000000000304577C +25769 clk cpu0 IT (25733) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25769 clk cpu0 R X12 0000000070732074 +25770 clk cpu0 IT (25734) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25771 clk cpu0 IT (25735) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25771 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +25771 clk cpu0 R X8 000000000004C024 +25771 clk cpu0 R X13 0000000066696365 +25772 clk cpu0 IT (25736) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25772 clk cpu0 R X12 0000000000000070 +25773 clk cpu0 IT (25737) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25773 clk cpu0 R X11 000000000000001F +25774 clk cpu0 IT (25738) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25774 clk cpu0 R cpsr 200003c0 +25775 clk cpu0 IT (25739) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25775 clk cpu0 R X14 0000000069636500 +25776 clk cpu0 IT (25740) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25776 clk cpu0 R X12 0000000069636570 +25777 clk cpu0 IT (25741) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25777 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +25777 clk cpu0 R X0 0000000003045780 +25778 clk cpu0 IT (25742) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25778 clk cpu0 R X12 0000000066696365 +25779 clk cpu0 IT (25743) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25780 clk cpu0 IT (25744) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25780 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +25780 clk cpu0 R X8 000000000004C028 +25780 clk cpu0 R X13 0000000020726569 +25781 clk cpu0 IT (25745) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25781 clk cpu0 R X12 0000000000000066 +25782 clk cpu0 IT (25746) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25782 clk cpu0 R X11 000000000000001B +25783 clk cpu0 IT (25747) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25783 clk cpu0 R cpsr 200003c0 +25784 clk cpu0 IT (25748) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25784 clk cpu0 R X14 0000000072656900 +25785 clk cpu0 IT (25749) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25785 clk cpu0 R X12 0000000072656966 +25786 clk cpu0 IT (25750) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25786 clk cpu0 MW4 03045780:000000845780_NS 72656966 +25786 clk cpu0 R X0 0000000003045784 +25787 clk cpu0 IT (25751) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25787 clk cpu0 R X12 0000000020726569 +25788 clk cpu0 IT (25752) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25789 clk cpu0 IT (25753) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25789 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +25789 clk cpu0 R X8 000000000004C02C +25789 clk cpu0 R X13 0000000064657375 +25790 clk cpu0 IT (25754) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25790 clk cpu0 R X12 0000000000000020 +25791 clk cpu0 IT (25755) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25791 clk cpu0 R X11 0000000000000017 +25792 clk cpu0 IT (25756) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25792 clk cpu0 R cpsr 200003c0 +25793 clk cpu0 IT (25757) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25793 clk cpu0 R X14 0000000065737500 +25794 clk cpu0 IT (25758) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25794 clk cpu0 R X12 0000000065737520 +25795 clk cpu0 IT (25759) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25795 clk cpu0 MW4 03045784:000000845784_NS 65737520 +25795 clk cpu0 R X0 0000000003045788 +25796 clk cpu0 IT (25760) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25796 clk cpu0 R X12 0000000064657375 +25797 clk cpu0 IT (25761) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25798 clk cpu0 IT (25762) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25798 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +25798 clk cpu0 R X8 000000000004C030 +25798 clk cpu0 R X13 000000005F27203A +25799 clk cpu0 IT (25763) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25799 clk cpu0 R X12 0000000000000064 +25800 clk cpu0 IT (25764) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25800 clk cpu0 R X11 0000000000000013 +25801 clk cpu0 IT (25765) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25801 clk cpu0 R cpsr 200003c0 +25802 clk cpu0 IT (25766) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25802 clk cpu0 R X14 0000000027203A00 +25803 clk cpu0 IT (25767) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25803 clk cpu0 R X12 0000000027203A64 +25804 clk cpu0 IT (25768) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25804 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +25804 clk cpu0 R X0 000000000304578C +25805 clk cpu0 IT (25769) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25805 clk cpu0 R X12 000000005F27203A +25806 clk cpu0 IT (25770) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25807 clk cpu0 IT (25771) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25807 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +25807 clk cpu0 R X8 000000000004C034 +25807 clk cpu0 R X13 0000000045202E27 +25808 clk cpu0 IT (25772) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25808 clk cpu0 R X12 000000000000005F +25809 clk cpu0 IT (25773) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25809 clk cpu0 R X11 000000000000000F +25810 clk cpu0 IT (25774) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25810 clk cpu0 R cpsr 200003c0 +25811 clk cpu0 IT (25775) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25811 clk cpu0 R X14 00000000202E2700 +25812 clk cpu0 IT (25776) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25812 clk cpu0 R X12 00000000202E275F +25813 clk cpu0 IT (25777) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25813 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +25813 clk cpu0 R X0 0000000003045790 +25814 clk cpu0 IT (25778) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25814 clk cpu0 R X12 0000000045202E27 +25815 clk cpu0 IT (25779) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25816 clk cpu0 IT (25780) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25816 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +25816 clk cpu0 R X8 000000000004C038 +25816 clk cpu0 R X13 000000006E69646E +25817 clk cpu0 IT (25781) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25817 clk cpu0 R X12 0000000000000045 +25818 clk cpu0 IT (25782) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25818 clk cpu0 R X11 000000000000000B +25819 clk cpu0 IT (25783) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25819 clk cpu0 R cpsr 200003c0 +25820 clk cpu0 IT (25784) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25820 clk cpu0 R X14 0000000069646E00 +25821 clk cpu0 IT (25785) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25821 clk cpu0 R X12 0000000069646E45 +25822 clk cpu0 IT (25786) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25822 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +25822 clk cpu0 R X0 0000000003045794 +25823 clk cpu0 IT (25787) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25823 clk cpu0 R X12 000000006E69646E +25824 clk cpu0 IT (25788) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25825 clk cpu0 IT (25789) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25825 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +25825 clk cpu0 R X8 000000000004C03C +25825 clk cpu0 R X13 0000000065542067 +25826 clk cpu0 IT (25790) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25826 clk cpu0 R X12 000000000000006E +25827 clk cpu0 IT (25791) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25827 clk cpu0 R X11 0000000000000007 +25828 clk cpu0 IT (25792) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25828 clk cpu0 R cpsr 200003c0 +25829 clk cpu0 IT (25793) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25829 clk cpu0 R X14 0000000054206700 +25830 clk cpu0 IT (25794) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25830 clk cpu0 R X12 000000005420676E +25831 clk cpu0 IT (25795) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25831 clk cpu0 MW4 03045794:000000845794_NS 5420676e +25831 clk cpu0 R X0 0000000003045798 +25832 clk cpu0 IT (25796) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25832 clk cpu0 R X12 0000000065542067 +25833 clk cpu0 IT (25797) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25834 clk cpu0 IT (25798) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +25834 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +25834 clk cpu0 R X8 000000000004C040 +25834 clk cpu0 R X13 000000000A2E7473 +25835 clk cpu0 IT (25799) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +25835 clk cpu0 R X12 0000000000000065 +25836 clk cpu0 IT (25800) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +25836 clk cpu0 R X11 0000000000000003 +25837 clk cpu0 IT (25801) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +25837 clk cpu0 R cpsr 600003c0 +25838 clk cpu0 IT (25802) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +25838 clk cpu0 R X14 000000002E747300 +25839 clk cpu0 IT (25803) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +25839 clk cpu0 R X12 000000002E747365 +25840 clk cpu0 IT (25804) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +25840 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +25840 clk cpu0 R X0 000000000304579C +25841 clk cpu0 IT (25805) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +25841 clk cpu0 R X12 000000000A2E7473 +25842 clk cpu0 IS (25806) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +25843 clk cpu0 IT (25807) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +25843 clk cpu0 R X2 0000000000000003 +25844 clk cpu0 IT (25808) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +25844 clk cpu0 R X9 0000000000000001 +25845 clk cpu0 IT (25809) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +25845 clk cpu0 R X8 000000000004C03F +25846 clk cpu0 IT (25810) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +25846 clk cpu0 R X1 000000000004C043 +25847 clk cpu0 IT (25811) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +25847 clk cpu0 R cpsr 200003c0 +25848 clk cpu0 IS (25812) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +25849 clk cpu0 IT (25813) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +25849 clk cpu0 MR1 0004c043:00001004c043_NS 0a +25849 clk cpu0 R X8 000000000000000A +25850 clk cpu0 IT (25814) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +25850 clk cpu0 MW1 0304579c:00000084579c_NS 0a +25851 clk cpu0 IS (25815) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +25852 clk cpu0 IT (25816) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +25852 clk cpu0 MR1 0004c044:00001004c044_NS 00 +25852 clk cpu0 R X8 0000000000000000 +25853 clk cpu0 IT (25817) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +25853 clk cpu0 R cpsr 600003c0 +25854 clk cpu0 IT (25818) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +25854 clk cpu0 MW1 0304579d:00000084579d_NS 00 +25855 clk cpu0 IS (25819) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +25856 clk cpu0 IT (25820) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +25856 clk cpu0 MR1 0004c045:00001004c045_NS 00 +25856 clk cpu0 R X8 0000000000000000 +25857 clk cpu0 IT (25821) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +25857 clk cpu0 MW1 0304579e:00000084579e_NS 00 +25858 clk cpu0 IT (25822) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +25859 clk cpu0 IT (25823) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +25859 clk cpu0 R X0 0000000003045764 +25860 clk cpu0 IT (25824) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +25860 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +25860 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +25860 clk cpu0 R SP_EL0 0000000003045760 +25860 clk cpu0 R X19 0000000003045830 +25860 clk cpu0 R X30 0000000000092B80 +25861 clk cpu0 IT (25825) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +25862 clk cpu0 IT (25826) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +25862 clk cpu0 R X22 000000000004C000 +25863 clk cpu0 IT (25827) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +25863 clk cpu0 R X23 000000000004C000 +25864 clk cpu0 IT (25828) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +25864 clk cpu0 R X26 0000000000000000 +25865 clk cpu0 IT (25829) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +25865 clk cpu0 R X21 0000000003029000 +25866 clk cpu0 IT (25830) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +25866 clk cpu0 R X22 000000000004C108 +25867 clk cpu0 IT (25831) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +25867 clk cpu0 R X23 000000000004C129 +25868 clk cpu0 IT (25832) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +25868 clk cpu0 R X24 0000000003041000 +25869 clk cpu0 IT (25833) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +25869 clk cpu0 R X25 0000000006216000 +25870 clk cpu0 IT (25834) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +25871 clk cpu0 IT (25835) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25871 clk cpu0 MR1 0004cf91:00001004cf91_NS 3e +25871 clk cpu0 R X8 000000000000003E +25872 clk cpu0 IT (25836) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25872 clk cpu0 R cpsr 200003c0 +25873 clk cpu0 IS (25837) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25874 clk cpu0 IS (25838) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25875 clk cpu0 IT (25839) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25875 clk cpu0 R cpsr 000003c0 +25876 clk cpu0 IT (25840) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25877 clk cpu0 IT (25841) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25877 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25877 clk cpu0 R X9 0000000013000000 +25878 clk cpu0 IT (25842) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25878 clk cpu0 R X27 000000000004CF91 +25879 clk cpu0 IT (25843) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25879 clk cpu0 R X20 000000000004CF92 +25880 clk cpu0 IT (25844) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25880 clk cpu0 MW1 13000000:000013000000_NS 3e +25881 clk cpu0 IT (25845) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25881 clk cpu0 MR1 0004cf92:00001004cf92_NS 3e +25881 clk cpu0 R X8 000000000000003E +25882 clk cpu0 IT (25846) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25882 clk cpu0 R cpsr 200003c0 +25883 clk cpu0 IS (25847) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25884 clk cpu0 IS (25848) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25885 clk cpu0 IT (25849) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25885 clk cpu0 R cpsr 000003c0 +25886 clk cpu0 IT (25850) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25887 clk cpu0 IT (25851) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25887 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25887 clk cpu0 R X9 0000000013000000 +25888 clk cpu0 IT (25852) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25888 clk cpu0 R X27 000000000004CF92 +25889 clk cpu0 IT (25853) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25889 clk cpu0 R X20 000000000004CF93 +25890 clk cpu0 IT (25854) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25890 clk cpu0 MW1 13000000:000013000000_NS 3e +25891 clk cpu0 IT (25855) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25891 clk cpu0 MR1 0004cf93:00001004cf93_NS 2d +25891 clk cpu0 R X8 000000000000002D +25892 clk cpu0 IT (25856) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25892 clk cpu0 R cpsr 200003c0 +25893 clk cpu0 IS (25857) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25894 clk cpu0 IS (25858) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25895 clk cpu0 IT (25859) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25895 clk cpu0 R cpsr 000003c0 +25896 clk cpu0 IT (25860) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25897 clk cpu0 IT (25861) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25897 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25897 clk cpu0 R X9 0000000013000000 +25898 clk cpu0 IT (25862) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25898 clk cpu0 R X27 000000000004CF93 +25899 clk cpu0 IT (25863) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25899 clk cpu0 R X20 000000000004CF94 +25900 clk cpu0 IT (25864) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25900 clk cpu0 MW1 13000000:000013000000_NS 2d +25901 clk cpu0 IT (25865) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25901 clk cpu0 MR1 0004cf94:00001004cf94_NS 2d +25901 clk cpu0 R X8 000000000000002D +25902 clk cpu0 IT (25866) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25902 clk cpu0 R cpsr 200003c0 +25903 clk cpu0 IS (25867) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25904 clk cpu0 IS (25868) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25905 clk cpu0 IT (25869) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25905 clk cpu0 R cpsr 000003c0 +25906 clk cpu0 IT (25870) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25907 clk cpu0 IT (25871) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25907 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25907 clk cpu0 R X9 0000000013000000 +25908 clk cpu0 IT (25872) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25908 clk cpu0 R X27 000000000004CF94 +25909 clk cpu0 IT (25873) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25909 clk cpu0 R X20 000000000004CF95 +25910 clk cpu0 IT (25874) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25910 clk cpu0 MW1 13000000:000013000000_NS 2d +25911 clk cpu0 IT (25875) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25911 clk cpu0 MR1 0004cf95:00001004cf95_NS 2d +25911 clk cpu0 R X8 000000000000002D +25912 clk cpu0 IT (25876) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25912 clk cpu0 R cpsr 200003c0 +25913 clk cpu0 IS (25877) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25914 clk cpu0 IS (25878) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25915 clk cpu0 IT (25879) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25915 clk cpu0 R cpsr 000003c0 +25916 clk cpu0 IT (25880) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25917 clk cpu0 IT (25881) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25917 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25917 clk cpu0 R X9 0000000013000000 +25918 clk cpu0 IT (25882) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25918 clk cpu0 R X27 000000000004CF95 +25919 clk cpu0 IT (25883) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25919 clk cpu0 R X20 000000000004CF96 +25920 clk cpu0 IT (25884) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25920 clk cpu0 MW1 13000000:000013000000_NS 2d +25921 clk cpu0 IT (25885) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25921 clk cpu0 MR1 0004cf96:00001004cf96_NS 2d +25921 clk cpu0 R X8 000000000000002D +25922 clk cpu0 IT (25886) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25922 clk cpu0 R cpsr 200003c0 +25923 clk cpu0 IS (25887) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25924 clk cpu0 IS (25888) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25925 clk cpu0 IT (25889) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25925 clk cpu0 R cpsr 000003c0 +25926 clk cpu0 IT (25890) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25927 clk cpu0 IT (25891) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25927 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25927 clk cpu0 R X9 0000000013000000 +25928 clk cpu0 IT (25892) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25928 clk cpu0 R X27 000000000004CF96 +25929 clk cpu0 IT (25893) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25929 clk cpu0 R X20 000000000004CF97 +25930 clk cpu0 IT (25894) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25930 clk cpu0 MW1 13000000:000013000000_NS 2d +25931 clk cpu0 IT (25895) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25931 clk cpu0 MR1 0004cf97:00001004cf97_NS 2d +25931 clk cpu0 R X8 000000000000002D +25932 clk cpu0 IT (25896) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25932 clk cpu0 R cpsr 200003c0 +25933 clk cpu0 IS (25897) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25934 clk cpu0 IS (25898) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25935 clk cpu0 IT (25899) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25935 clk cpu0 R cpsr 000003c0 +25936 clk cpu0 IT (25900) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25937 clk cpu0 IT (25901) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25937 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25937 clk cpu0 R X9 0000000013000000 +25938 clk cpu0 IT (25902) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +25938 clk cpu0 R X27 000000000004CF97 +25939 clk cpu0 IT (25903) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +25939 clk cpu0 R X20 000000000004CF98 +25940 clk cpu0 IT (25904) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +25940 clk cpu0 MW1 13000000:000013000000_NS 2d +25941 clk cpu0 IT (25905) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +25941 clk cpu0 MR1 0004cf98:00001004cf98_NS 2d +25941 clk cpu0 R X8 000000000000002D +25942 clk cpu0 IT (25906) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +25942 clk cpu0 R cpsr 200003c0 +25943 clk cpu0 IS (25907) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +25944 clk cpu0 IS (25908) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +25945 clk cpu0 IT (25909) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +25945 clk cpu0 R cpsr 400003c0 +25946 clk cpu0 IS (25910) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +25947 clk cpu0 IT (25911) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +25947 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +25947 clk cpu0 R X8 0000000000000000 +25948 clk cpu0 IT (25912) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +25948 clk cpu0 MR8 0004cf98:00001004cf98_NS 2d2d2d2d_2d2d2d2d +25948 clk cpu0 R X0 2D2D2D2D2D2D2D2D +25949 clk cpu0 IT (25913) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +25949 clk cpu0 R cpsr 800003c0 +25950 clk cpu0 IT (25914) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +25951 clk cpu0 IT (25915) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +25951 clk cpu0 R X27 0000000000000000 +25952 clk cpu0 IT (25916) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +25952 clk cpu0 R X28 000000000004CF98 +25953 clk cpu0 IT (25917) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +25953 clk cpu0 R X8 00000000FFFFFFF8 +25954 clk cpu0 IT (25918) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25954 clk cpu0 R cpsr 000003c0 +25954 clk cpu0 R X9 000000000000002D +25955 clk cpu0 IS (25919) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25956 clk cpu0 IT (25920) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25956 clk cpu0 R cpsr 200003c0 +25957 clk cpu0 IS (25921) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25958 clk cpu0 IT (25922) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25958 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25958 clk cpu0 R X9 0000000013000000 +25959 clk cpu0 IT (25923) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25959 clk cpu0 R cpsr 800003c0 +25959 clk cpu0 R X8 00000000FFFFFFF9 +25960 clk cpu0 IT (25924) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25960 clk cpu0 MW1 13000000:000013000000_NS 2d +25961 clk cpu0 IT (25925) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25961 clk cpu0 R X0 002D2D2D2D2D2D2D +25962 clk cpu0 IT (25926) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25963 clk cpu0 IT (25927) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25963 clk cpu0 R cpsr 000003c0 +25963 clk cpu0 R X9 000000000000002D +25964 clk cpu0 IS (25928) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25965 clk cpu0 IT (25929) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25965 clk cpu0 R cpsr 200003c0 +25966 clk cpu0 IS (25930) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25967 clk cpu0 IT (25931) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25967 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25967 clk cpu0 R X9 0000000013000000 +25968 clk cpu0 IT (25932) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25968 clk cpu0 R cpsr 800003c0 +25968 clk cpu0 R X8 00000000FFFFFFFA +25969 clk cpu0 IT (25933) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25969 clk cpu0 MW1 13000000:000013000000_NS 2d +25970 clk cpu0 IT (25934) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25970 clk cpu0 R X0 00002D2D2D2D2D2D +25971 clk cpu0 IT (25935) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25972 clk cpu0 IT (25936) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25972 clk cpu0 R cpsr 000003c0 +25972 clk cpu0 R X9 000000000000002D +25973 clk cpu0 IS (25937) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25974 clk cpu0 IT (25938) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25974 clk cpu0 R cpsr 200003c0 +25975 clk cpu0 IS (25939) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25976 clk cpu0 IT (25940) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25976 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25976 clk cpu0 R X9 0000000013000000 +25977 clk cpu0 IT (25941) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25977 clk cpu0 R cpsr 800003c0 +25977 clk cpu0 R X8 00000000FFFFFFFB +25978 clk cpu0 IT (25942) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25978 clk cpu0 MW1 13000000:000013000000_NS 2d +25979 clk cpu0 IT (25943) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25979 clk cpu0 R X0 0000002D2D2D2D2D +25980 clk cpu0 IT (25944) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25981 clk cpu0 IT (25945) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25981 clk cpu0 R cpsr 000003c0 +25981 clk cpu0 R X9 000000000000002D +25982 clk cpu0 IS (25946) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25983 clk cpu0 IT (25947) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25983 clk cpu0 R cpsr 200003c0 +25984 clk cpu0 IS (25948) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25985 clk cpu0 IT (25949) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25985 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25985 clk cpu0 R X9 0000000013000000 +25986 clk cpu0 IT (25950) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25986 clk cpu0 R cpsr 800003c0 +25986 clk cpu0 R X8 00000000FFFFFFFC +25987 clk cpu0 IT (25951) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25987 clk cpu0 MW1 13000000:000013000000_NS 2d +25988 clk cpu0 IT (25952) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25988 clk cpu0 R X0 000000002D2D2D2D +25989 clk cpu0 IT (25953) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25990 clk cpu0 IT (25954) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25990 clk cpu0 R cpsr 000003c0 +25990 clk cpu0 R X9 000000000000002D +25991 clk cpu0 IS (25955) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +25992 clk cpu0 IT (25956) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +25992 clk cpu0 R cpsr 200003c0 +25993 clk cpu0 IS (25957) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +25994 clk cpu0 IT (25958) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +25994 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +25994 clk cpu0 R X9 0000000013000000 +25995 clk cpu0 IT (25959) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +25995 clk cpu0 R cpsr 800003c0 +25995 clk cpu0 R X8 00000000FFFFFFFD +25996 clk cpu0 IT (25960) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +25996 clk cpu0 MW1 13000000:000013000000_NS 2d +25997 clk cpu0 IT (25961) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +25997 clk cpu0 R X0 00000000002D2D2D +25998 clk cpu0 IT (25962) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +25999 clk cpu0 IT (25963) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +25999 clk cpu0 R cpsr 000003c0 +25999 clk cpu0 R X9 000000000000002D +26000 clk cpu0 IS (25964) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26001 clk cpu0 IT (25965) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26001 clk cpu0 R cpsr 200003c0 +26002 clk cpu0 IS (25966) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26003 clk cpu0 IT (25967) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26003 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26003 clk cpu0 R X9 0000000013000000 +26004 clk cpu0 IT (25968) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26004 clk cpu0 R cpsr 800003c0 +26004 clk cpu0 R X8 00000000FFFFFFFE +26005 clk cpu0 IT (25969) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26005 clk cpu0 MW1 13000000:000013000000_NS 2d +26006 clk cpu0 IT (25970) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26006 clk cpu0 R X0 0000000000002D2D +26007 clk cpu0 IT (25971) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26008 clk cpu0 IT (25972) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26008 clk cpu0 R cpsr 000003c0 +26008 clk cpu0 R X9 000000000000002D +26009 clk cpu0 IS (25973) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26010 clk cpu0 IT (25974) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26010 clk cpu0 R cpsr 200003c0 +26011 clk cpu0 IS (25975) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26012 clk cpu0 IT (25976) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26012 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26012 clk cpu0 R X9 0000000013000000 +26013 clk cpu0 IT (25977) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26013 clk cpu0 R cpsr 800003c0 +26013 clk cpu0 R X8 00000000FFFFFFFF +26014 clk cpu0 IT (25978) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26014 clk cpu0 MW1 13000000:000013000000_NS 2d +26015 clk cpu0 IT (25979) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26015 clk cpu0 R X0 000000000000002D +26016 clk cpu0 IT (25980) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26017 clk cpu0 IT (25981) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26017 clk cpu0 R cpsr 000003c0 +26017 clk cpu0 R X9 000000000000002D +26018 clk cpu0 IS (25982) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26019 clk cpu0 IT (25983) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26019 clk cpu0 R cpsr 200003c0 +26020 clk cpu0 IS (25984) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26021 clk cpu0 IT (25985) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26021 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26021 clk cpu0 R X9 0000000013000000 +26022 clk cpu0 IT (25986) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26022 clk cpu0 R cpsr 600003c0 +26022 clk cpu0 R X8 0000000000000000 +26023 clk cpu0 IT (25987) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26023 clk cpu0 MW1 13000000:000013000000_NS 2d +26024 clk cpu0 IT (25988) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26024 clk cpu0 R X0 0000000000000000 +26025 clk cpu0 IS (25989) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26026 clk cpu0 IT (25990) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +26026 clk cpu0 MR8 0004cfa0:00001004cfa0_NS 2d2d2d2d_2d2d2d2d +26026 clk cpu0 R X0 2D2D2D2D2D2D2D2D +26026 clk cpu0 R X28 000000000004CFA0 +26027 clk cpu0 IT (25991) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +26027 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +26027 clk cpu0 R X9 0000000000000000 +26028 clk cpu0 IT (25992) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +26028 clk cpu0 R X8 0000000000000000 +26029 clk cpu0 IT (25993) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +26029 clk cpu0 R X27 0000000000000008 +26030 clk cpu0 IT (25994) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +26030 clk cpu0 R cpsr 800003c0 +26031 clk cpu0 IT (25995) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +26032 clk cpu0 IT (25996) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +26032 clk cpu0 R X8 00000000FFFFFFF8 +26033 clk cpu0 IT (25997) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26033 clk cpu0 R cpsr 000003c0 +26033 clk cpu0 R X9 000000000000002D +26034 clk cpu0 IS (25998) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26035 clk cpu0 IT (25999) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26035 clk cpu0 R cpsr 200003c0 +26036 clk cpu0 IS (26000) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26037 clk cpu0 IT (26001) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26037 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26037 clk cpu0 R X9 0000000013000000 +26038 clk cpu0 IT (26002) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26038 clk cpu0 R cpsr 800003c0 +26038 clk cpu0 R X8 00000000FFFFFFF9 +26039 clk cpu0 IT (26003) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26039 clk cpu0 MW1 13000000:000013000000_NS 2d +26040 clk cpu0 IT (26004) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26040 clk cpu0 R X0 002D2D2D2D2D2D2D +26041 clk cpu0 IT (26005) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26042 clk cpu0 IT (26006) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26042 clk cpu0 R cpsr 000003c0 +26042 clk cpu0 R X9 000000000000002D +26043 clk cpu0 IS (26007) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26044 clk cpu0 IT (26008) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26044 clk cpu0 R cpsr 200003c0 +26045 clk cpu0 IS (26009) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26046 clk cpu0 IT (26010) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26046 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26046 clk cpu0 R X9 0000000013000000 +26047 clk cpu0 IT (26011) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26047 clk cpu0 R cpsr 800003c0 +26047 clk cpu0 R X8 00000000FFFFFFFA +26048 clk cpu0 IT (26012) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26048 clk cpu0 MW1 13000000:000013000000_NS 2d +26049 clk cpu0 IT (26013) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26049 clk cpu0 R X0 00002D2D2D2D2D2D +26050 clk cpu0 IT (26014) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26051 clk cpu0 IT (26015) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26051 clk cpu0 R cpsr 000003c0 +26051 clk cpu0 R X9 000000000000002D +26052 clk cpu0 IS (26016) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26053 clk cpu0 IT (26017) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26053 clk cpu0 R cpsr 200003c0 +26054 clk cpu0 IS (26018) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26055 clk cpu0 IT (26019) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26055 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26055 clk cpu0 R X9 0000000013000000 +26056 clk cpu0 IT (26020) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26056 clk cpu0 R cpsr 800003c0 +26056 clk cpu0 R X8 00000000FFFFFFFB +26057 clk cpu0 IT (26021) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26057 clk cpu0 MW1 13000000:000013000000_NS 2d +26058 clk cpu0 IT (26022) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26058 clk cpu0 R X0 0000002D2D2D2D2D +26059 clk cpu0 IT (26023) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26060 clk cpu0 IT (26024) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26060 clk cpu0 R cpsr 000003c0 +26060 clk cpu0 R X9 000000000000002D +26061 clk cpu0 IS (26025) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26062 clk cpu0 IT (26026) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26062 clk cpu0 R cpsr 200003c0 +26063 clk cpu0 IS (26027) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26064 clk cpu0 IT (26028) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26064 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26064 clk cpu0 R X9 0000000013000000 +26065 clk cpu0 IT (26029) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26065 clk cpu0 R cpsr 800003c0 +26065 clk cpu0 R X8 00000000FFFFFFFC +26066 clk cpu0 IT (26030) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26066 clk cpu0 MW1 13000000:000013000000_NS 2d +26067 clk cpu0 IT (26031) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26067 clk cpu0 R X0 000000002D2D2D2D +26068 clk cpu0 IT (26032) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26069 clk cpu0 IT (26033) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26069 clk cpu0 R cpsr 000003c0 +26069 clk cpu0 R X9 000000000000002D +26070 clk cpu0 IS (26034) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26071 clk cpu0 IT (26035) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26071 clk cpu0 R cpsr 200003c0 +26072 clk cpu0 IS (26036) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26073 clk cpu0 IT (26037) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26073 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26073 clk cpu0 R X9 0000000013000000 +26074 clk cpu0 IT (26038) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26074 clk cpu0 R cpsr 800003c0 +26074 clk cpu0 R X8 00000000FFFFFFFD +26075 clk cpu0 IT (26039) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26075 clk cpu0 MW1 13000000:000013000000_NS 2d +26076 clk cpu0 IT (26040) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26076 clk cpu0 R X0 00000000002D2D2D +26077 clk cpu0 IT (26041) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26078 clk cpu0 IT (26042) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26078 clk cpu0 R cpsr 000003c0 +26078 clk cpu0 R X9 000000000000002D +26079 clk cpu0 IS (26043) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26080 clk cpu0 IT (26044) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26080 clk cpu0 R cpsr 200003c0 +26081 clk cpu0 IS (26045) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26082 clk cpu0 IT (26046) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26082 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26082 clk cpu0 R X9 0000000013000000 +26083 clk cpu0 IT (26047) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26083 clk cpu0 R cpsr 800003c0 +26083 clk cpu0 R X8 00000000FFFFFFFE +26084 clk cpu0 IT (26048) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26084 clk cpu0 MW1 13000000:000013000000_NS 2d +26085 clk cpu0 IT (26049) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26085 clk cpu0 R X0 0000000000002D2D +26086 clk cpu0 IT (26050) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26087 clk cpu0 IT (26051) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26087 clk cpu0 R cpsr 000003c0 +26087 clk cpu0 R X9 000000000000002D +26088 clk cpu0 IS (26052) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26089 clk cpu0 IT (26053) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26089 clk cpu0 R cpsr 200003c0 +26090 clk cpu0 IS (26054) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26091 clk cpu0 IT (26055) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26091 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26091 clk cpu0 R X9 0000000013000000 +26092 clk cpu0 IT (26056) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26092 clk cpu0 R cpsr 800003c0 +26092 clk cpu0 R X8 00000000FFFFFFFF +26093 clk cpu0 IT (26057) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26093 clk cpu0 MW1 13000000:000013000000_NS 2d +26094 clk cpu0 IT (26058) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26094 clk cpu0 R X0 000000000000002D +26095 clk cpu0 IT (26059) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26096 clk cpu0 IT (26060) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26096 clk cpu0 R cpsr 000003c0 +26096 clk cpu0 R X9 000000000000002D +26097 clk cpu0 IS (26061) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26098 clk cpu0 IT (26062) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26098 clk cpu0 R cpsr 200003c0 +26099 clk cpu0 IS (26063) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26100 clk cpu0 IT (26064) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26100 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26100 clk cpu0 R X9 0000000013000000 +26101 clk cpu0 IT (26065) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26101 clk cpu0 R cpsr 600003c0 +26101 clk cpu0 R X8 0000000000000000 +26102 clk cpu0 IT (26066) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26102 clk cpu0 MW1 13000000:000013000000_NS 2d +26103 clk cpu0 IT (26067) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26103 clk cpu0 R X0 0000000000000000 +26104 clk cpu0 IS (26068) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26105 clk cpu0 IT (26069) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +26105 clk cpu0 MR8 0004cfa8:00001004cfa8_NS 72656e65_47000a2d +26105 clk cpu0 R X0 72656E6547000A2D +26105 clk cpu0 R X28 000000000004CFA8 +26106 clk cpu0 IT (26070) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +26106 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +26106 clk cpu0 R X9 0000000000000000 +26107 clk cpu0 IT (26071) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +26107 clk cpu0 R X8 0000000000000008 +26108 clk cpu0 IT (26072) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +26108 clk cpu0 R X27 0000000000000010 +26109 clk cpu0 IT (26073) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +26109 clk cpu0 R cpsr 800003c0 +26110 clk cpu0 IT (26074) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +26111 clk cpu0 IT (26075) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +26111 clk cpu0 R X8 00000000FFFFFFF8 +26112 clk cpu0 IT (26076) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26112 clk cpu0 R cpsr 000003c0 +26112 clk cpu0 R X9 000000000000002D +26113 clk cpu0 IS (26077) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26114 clk cpu0 IT (26078) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26114 clk cpu0 R cpsr 200003c0 +26115 clk cpu0 IS (26079) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26116 clk cpu0 IT (26080) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26116 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26116 clk cpu0 R X9 0000000013000000 +26117 clk cpu0 IT (26081) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26117 clk cpu0 R cpsr 800003c0 +26117 clk cpu0 R X8 00000000FFFFFFF9 +26118 clk cpu0 IT (26082) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26118 clk cpu0 MW1 13000000:000013000000_NS 2d +26119 clk cpu0 IT (26083) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26119 clk cpu0 R X0 0072656E6547000A +26120 clk cpu0 IT (26084) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26121 clk cpu0 IT (26085) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26121 clk cpu0 R cpsr 000003c0 +26121 clk cpu0 R X9 000000000000000A +26122 clk cpu0 IS (26086) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26123 clk cpu0 IT (26087) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26123 clk cpu0 R cpsr 800003c0 +26124 clk cpu0 IS (26088) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26125 clk cpu0 IT (26089) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26125 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26125 clk cpu0 R X9 0000000013000000 +26126 clk cpu0 IT (26090) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26126 clk cpu0 R cpsr 800003c0 +26126 clk cpu0 R X8 00000000FFFFFFFA +TUBE CPU0: >>---------------------- +26127 clk cpu0 IT (26091) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26127 clk cpu0 MW1 13000000:000013000000_NS 0a +26128 clk cpu0 IT (26092) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26128 clk cpu0 R X0 000072656E654700 +26129 clk cpu0 IT (26093) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26130 clk cpu0 IT (26094) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26130 clk cpu0 R cpsr 400003c0 +26130 clk cpu0 R X9 0000000000000000 +26131 clk cpu0 IT (26095) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26132 clk cpu0 IT (26096) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +26132 clk cpu0 R X8 000000000000000A +26133 clk cpu0 IT (26097) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +26133 clk cpu0 R X9 0000000000000011 +26134 clk cpu0 IT (26098) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +26134 clk cpu0 R X9 000000000004CFA9 +26135 clk cpu0 IT (26099) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +26135 clk cpu0 R cpsr 000003c0 +26136 clk cpu0 IT (26100) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +26136 clk cpu0 R X27 000000000004CFA9 +26137 clk cpu0 IT (26101) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +26137 clk cpu0 R X20 000000000004CFAA +26138 clk cpu0 IT (26102) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +26139 clk cpu0 IT (26103) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26139 clk cpu0 MR1 0004cfaa:00001004cfaa_NS 00 +26139 clk cpu0 R X8 0000000000000000 +26140 clk cpu0 IT (26104) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26140 clk cpu0 R cpsr 800003c0 +26141 clk cpu0 IS (26105) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26142 clk cpu0 IT (26106) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26143 clk cpu0 IT (26107) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +26144 clk cpu0 IT (26108) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +26144 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004cf91 +26144 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +26144 clk cpu0 R X19 000000000004CF91 +26144 clk cpu0 R X30 000000000009C560 +26145 clk cpu0 IT (26109) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +26145 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +26145 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +26145 clk cpu0 R X20 0000000003008528 +26145 clk cpu0 R X21 0000000000000000 +26146 clk cpu0 IT (26110) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +26146 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +26146 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +26146 clk cpu0 R X22 000000000004D076 +26146 clk cpu0 R X23 000000000004D06C +26147 clk cpu0 IT (26111) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +26147 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +26147 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +26147 clk cpu0 R X24 000000000004D080 +26147 clk cpu0 R X25 0000000006216000 +26148 clk cpu0 IT (26112) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +26148 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +26148 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216040 +26148 clk cpu0 R X26 0000000006216040 +26148 clk cpu0 R X27 0001000100010001 +26149 clk cpu0 IT (26113) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +26149 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +26149 clk cpu0 R X28 FF7FFF7FFF7FFF7F +26150 clk cpu0 IT (26114) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +26150 clk cpu0 R SP_EL0 0000000003045800 +26151 clk cpu0 IT (26115) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +26152 clk cpu0 IT (26116) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +26152 clk cpu0 R X0 0000000000000001 +26153 clk cpu0 IT (26117) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +26153 clk cpu0 R X1 0000000000000000 +26154 clk cpu0 IT (26118) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +26154 clk cpu0 R X2 0000000000000000 +26155 clk cpu0 IT (26119) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +26156 clk cpu0 IT (26120) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +26157 clk cpu0 IT (26121) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +26157 clk cpu0 R X0 0000000003008528 +26158 clk cpu0 IT (26122) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +26158 clk cpu0 R X30 000000000009C57C +26159 clk cpu0 IT (26123) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +26160 clk cpu0 IT (26124) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +26160 clk cpu0 R X8 0000000006216000 +26161 clk cpu0 IT (26125) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26161 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26161 clk cpu0 R X8 0000000000000001 +26162 clk cpu0 IT (26126) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +26162 clk cpu0 R cpsr 800003c0 +26163 clk cpu0 IT (26127) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +26164 clk cpu0 IT (26128) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +26165 clk cpu0 IT (26129) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +26165 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000001 +26165 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b48c +26165 clk cpu0 R X19 0000000000000001 +26165 clk cpu0 R X30 000000000009B48C +26166 clk cpu0 IT (26130) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +26166 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +26166 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +26166 clk cpu0 R X20 000000000004D0CC +26166 clk cpu0 R X21 000000000004CF91 +26167 clk cpu0 IT (26131) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +26167 clk cpu0 R SP_EL0 0000000003045890 +26168 clk cpu0 IT (26132) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +26169 clk cpu0 IT (26133) 0009b48c:00001009b48c_NS b85fc342 O EL0t_n : LDUR w2,[x26,#-4] +26169 clk cpu0 MR4 0621603c:00001521603c_NS 00000000 +26169 clk cpu0 R X2 0000000000000000 +26170 clk cpu0 IT (26134) 0009b490:00001009b490_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +26170 clk cpu0 R X0 0000000000000000 +26171 clk cpu0 IT (26135) 0009b494:00001009b494_NS aa1603e1 O EL0t_n : MOV x1,x22 +26171 clk cpu0 R X1 000000000004D076 +26172 clk cpu0 IT (26136) 0009b498:00001009b498_NS 9400040d O EL0t_n : BL 0x9c4cc +26172 clk cpu0 R X30 000000000009B49C +26173 clk cpu0 IT (26137) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +26173 clk cpu0 R SP_EL0 0000000003045800 +26174 clk cpu0 IT (26138) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +26174 clk cpu0 R X8 0000000006216000 +26175 clk cpu0 IT (26139) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +26175 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +26175 clk cpu0 R X8 0000000000000003 +26176 clk cpu0 IT (26140) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +26176 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +26176 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +26177 clk cpu0 IT (26141) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +26177 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000001 +26177 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b49c +26178 clk cpu0 IT (26142) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +26178 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +26178 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +26179 clk cpu0 IT (26143) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +26179 clk cpu0 R cpsr 200003c0 +26180 clk cpu0 IT (26144) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +26180 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +26180 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +26181 clk cpu0 IT (26145) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +26181 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +26181 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +26182 clk cpu0 IT (26146) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +26182 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +26182 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +26183 clk cpu0 IT (26147) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +26183 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +26183 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +26184 clk cpu0 IS (26148) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +26185 clk cpu0 IT (26149) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +26185 clk cpu0 R X20 0000000003008000 +26186 clk cpu0 IT (26150) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +26186 clk cpu0 R X20 0000000003008528 +26187 clk cpu0 IT (26151) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +26187 clk cpu0 R X0 0000000003008528 +26188 clk cpu0 IT (26152) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +26188 clk cpu0 R X19 000000000004D076 +26189 clk cpu0 IT (26153) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +26189 clk cpu0 R X30 000000000009C510 +26190 clk cpu0 IT (26154) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +26190 clk cpu0 R X8 0000000006216000 +26191 clk cpu0 IT (26155) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26191 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26191 clk cpu0 R X8 0000000000000001 +26192 clk cpu0 IT (26156) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +26192 clk cpu0 R cpsr 800003c0 +26193 clk cpu0 IT (26157) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +26194 clk cpu0 IT (26158) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +26195 clk cpu0 IT (26159) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +26195 clk cpu0 R X9 0000000003045800 +26196 clk cpu0 IT (26160) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +26196 clk cpu0 R X8 00000000FFFFFFD0 +26197 clk cpu0 IT (26161) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +26197 clk cpu0 R X10 0000000003045890 +26198 clk cpu0 IT (26162) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +26198 clk cpu0 R X9 0000000003045830 +26199 clk cpu0 IT (26163) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +26199 clk cpu0 R X0 0000000000000000 +26200 clk cpu0 IT (26164) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +26200 clk cpu0 R X1 0000000000000000 +26201 clk cpu0 IT (26165) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +26201 clk cpu0 R X2 0000000000000000 +26202 clk cpu0 IT (26166) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +26202 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +26203 clk cpu0 IT (26167) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +26203 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +26203 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +26204 clk cpu0 IT (26168) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +26205 clk cpu0 IT (26169) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +26205 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +26205 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +26205 clk cpu0 R X8 0000000000000000 +26205 clk cpu0 R X10 0000000003045830 +26206 clk cpu0 IT (26170) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +26206 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +26206 clk cpu0 R X9 0000000003045890 +26207 clk cpu0 IT (26171) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +26207 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +26207 clk cpu0 R X11 00000000FFFFFFD0 +26208 clk cpu0 IT (26172) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +26208 clk cpu0 R X21 0000000000000000 +26209 clk cpu0 IT (26173) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +26209 clk cpu0 R X1 0000000003045830 +26210 clk cpu0 IT (26174) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +26210 clk cpu0 R X0 000000000004D076 +26211 clk cpu0 IT (26175) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +26211 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +26211 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +26212 clk cpu0 IT (26176) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +26212 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +26213 clk cpu0 IT (26177) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +26213 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +26214 clk cpu0 IT (26178) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +26214 clk cpu0 R X30 000000000009C560 +26215 clk cpu0 IT (26179) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +26215 clk cpu0 R SP_EL0 0000000003045760 +26216 clk cpu0 IT (26180) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +26216 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d076 +26216 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +26217 clk cpu0 IT (26181) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +26217 clk cpu0 R X19 0000000003045830 +26218 clk cpu0 IT (26182) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +26218 clk cpu0 R X1 000000000004C000 +26219 clk cpu0 IT (26183) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +26219 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +26219 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +26220 clk cpu0 IT (26184) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +26220 clk cpu0 R X20 000000000004D076 +26221 clk cpu0 IT (26185) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +26221 clk cpu0 R X1 000000000004C00B +26222 clk cpu0 IT (26186) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +26222 clk cpu0 R X0 0000000003045764 +26223 clk cpu0 IT (26187) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +26223 clk cpu0 R X2 000000000000003B +26224 clk cpu0 IT (26188) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +26224 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +26225 clk cpu0 IT (26189) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +26225 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +26225 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216040 +26226 clk cpu0 IT (26190) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +26226 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +26226 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +26227 clk cpu0 IT (26191) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +26227 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +26227 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +26228 clk cpu0 IT (26192) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +26228 clk cpu0 R X30 0000000000092B80 +26229 clk cpu0 IT (26193) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +26229 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +26229 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +26229 clk cpu0 R SP_EL0 0000000003045750 +26230 clk cpu0 IT (26194) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +26230 clk cpu0 R X19 0000000003045764 +26231 clk cpu0 IT (26195) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +26231 clk cpu0 R X30 00000000000104DC +26232 clk cpu0 IT (26196) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +26232 clk cpu0 R cpsr 200003c0 +26233 clk cpu0 IS (26197) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +26234 clk cpu0 IT (26198) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +26234 clk cpu0 R cpsr 400003c0 +26235 clk cpu0 IT (26199) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +26236 clk cpu0 IT (26200) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +26236 clk cpu0 R cpsr 000003c0 +26236 clk cpu0 R X10 0000000000000003 +26237 clk cpu0 IS (26201) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +26238 clk cpu0 IT (26202) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +26238 clk cpu0 R X9 0000000000000020 +26239 clk cpu0 IT (26203) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +26239 clk cpu0 R X8 000000000004C008 +26240 clk cpu0 IT (26204) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +26240 clk cpu0 R cpsr 200003c0 +26241 clk cpu0 IT (26205) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +26241 clk cpu0 R X9 0000000000000008 +26242 clk cpu0 IS (26206) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +26243 clk cpu0 IT (26207) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +26243 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +26243 clk cpu0 R X12 000000000A00000A +26244 clk cpu0 IT (26208) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +26244 clk cpu0 R X10 0000000000000018 +26245 clk cpu0 IT (26209) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +26245 clk cpu0 R X11 000000000000003B +26246 clk cpu0 IT (26210) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26246 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +26246 clk cpu0 R X8 000000000004C00C +26246 clk cpu0 R X13 000000006F727245 +26247 clk cpu0 IT (26211) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26247 clk cpu0 R X12 000000000000000A +26248 clk cpu0 IT (26212) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26248 clk cpu0 R X11 0000000000000037 +26249 clk cpu0 IT (26213) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26249 clk cpu0 R cpsr 200003c0 +26250 clk cpu0 IT (26214) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26250 clk cpu0 R X14 0000000072724500 +26251 clk cpu0 IT (26215) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26251 clk cpu0 R X12 000000007272450A +26252 clk cpu0 IT (26216) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26252 clk cpu0 MW4 03045764:000000845764_NS 7272450a +26252 clk cpu0 R X0 0000000003045768 +26253 clk cpu0 IT (26217) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26253 clk cpu0 R X12 000000006F727245 +26254 clk cpu0 IT (26218) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26255 clk cpu0 IT (26219) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26255 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +26255 clk cpu0 R X8 000000000004C010 +26255 clk cpu0 R X13 0000000049203A72 +26256 clk cpu0 IT (26220) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26256 clk cpu0 R X12 000000000000006F +26257 clk cpu0 IT (26221) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26257 clk cpu0 R X11 0000000000000033 +26258 clk cpu0 IT (26222) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26258 clk cpu0 R cpsr 200003c0 +26259 clk cpu0 IT (26223) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26259 clk cpu0 R X14 00000000203A7200 +26260 clk cpu0 IT (26224) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26260 clk cpu0 R X12 00000000203A726F +26261 clk cpu0 IT (26225) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26261 clk cpu0 MW4 03045768:000000845768_NS 203a726f +26261 clk cpu0 R X0 000000000304576C +26262 clk cpu0 IT (26226) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26262 clk cpu0 R X12 0000000049203A72 +26263 clk cpu0 IT (26227) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26264 clk cpu0 IT (26228) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26264 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +26264 clk cpu0 R X8 000000000004C014 +26264 clk cpu0 R X13 0000000067656C6C +26265 clk cpu0 IT (26229) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26265 clk cpu0 R X12 0000000000000049 +26266 clk cpu0 IT (26230) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26266 clk cpu0 R X11 000000000000002F +26267 clk cpu0 IT (26231) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26267 clk cpu0 R cpsr 200003c0 +26268 clk cpu0 IT (26232) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26268 clk cpu0 R X14 00000000656C6C00 +26269 clk cpu0 IT (26233) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26269 clk cpu0 R X12 00000000656C6C49 +26270 clk cpu0 IT (26234) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26270 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +26270 clk cpu0 R X0 0000000003045770 +26271 clk cpu0 IT (26235) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26271 clk cpu0 R X12 0000000067656C6C +26272 clk cpu0 IT (26236) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26273 clk cpu0 IT (26237) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26273 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +26273 clk cpu0 R X8 000000000004C018 +26273 clk cpu0 R X13 0000000066206C61 +26274 clk cpu0 IT (26238) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26274 clk cpu0 R X12 0000000000000067 +26275 clk cpu0 IT (26239) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26275 clk cpu0 R X11 000000000000002B +26276 clk cpu0 IT (26240) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26276 clk cpu0 R cpsr 200003c0 +26277 clk cpu0 IT (26241) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26277 clk cpu0 R X14 00000000206C6100 +26278 clk cpu0 IT (26242) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26278 clk cpu0 R X12 00000000206C6167 +26279 clk cpu0 IT (26243) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26279 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +26279 clk cpu0 R X0 0000000003045774 +26280 clk cpu0 IT (26244) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26280 clk cpu0 R X12 0000000066206C61 +26281 clk cpu0 IT (26245) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26282 clk cpu0 IT (26246) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26282 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +26282 clk cpu0 R X8 000000000004C01C +26282 clk cpu0 R X13 00000000616D726F +26283 clk cpu0 IT (26247) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26283 clk cpu0 R X12 0000000000000066 +26284 clk cpu0 IT (26248) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26284 clk cpu0 R X11 0000000000000027 +26285 clk cpu0 IT (26249) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26285 clk cpu0 R cpsr 200003c0 +26286 clk cpu0 IT (26250) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26286 clk cpu0 R X14 000000006D726F00 +26287 clk cpu0 IT (26251) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26287 clk cpu0 R X12 000000006D726F66 +26288 clk cpu0 IT (26252) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26288 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +26288 clk cpu0 R X0 0000000003045778 +26289 clk cpu0 IT (26253) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26289 clk cpu0 R X12 00000000616D726F +26290 clk cpu0 IT (26254) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26291 clk cpu0 IT (26255) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26291 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +26291 clk cpu0 R X8 000000000004C020 +26291 clk cpu0 R X13 0000000070732074 +26292 clk cpu0 IT (26256) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26292 clk cpu0 R X12 0000000000000061 +26293 clk cpu0 IT (26257) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26293 clk cpu0 R X11 0000000000000023 +26294 clk cpu0 IT (26258) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26294 clk cpu0 R cpsr 200003c0 +26295 clk cpu0 IT (26259) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26295 clk cpu0 R X14 0000000073207400 +26296 clk cpu0 IT (26260) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26296 clk cpu0 R X12 0000000073207461 +26297 clk cpu0 IT (26261) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26297 clk cpu0 MW4 03045778:000000845778_NS 73207461 +26297 clk cpu0 R X0 000000000304577C +26298 clk cpu0 IT (26262) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26298 clk cpu0 R X12 0000000070732074 +26299 clk cpu0 IT (26263) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26300 clk cpu0 IT (26264) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26300 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +26300 clk cpu0 R X8 000000000004C024 +26300 clk cpu0 R X13 0000000066696365 +26301 clk cpu0 IT (26265) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26301 clk cpu0 R X12 0000000000000070 +26302 clk cpu0 IT (26266) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26302 clk cpu0 R X11 000000000000001F +26303 clk cpu0 IT (26267) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26303 clk cpu0 R cpsr 200003c0 +26304 clk cpu0 IT (26268) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26304 clk cpu0 R X14 0000000069636500 +26305 clk cpu0 IT (26269) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26305 clk cpu0 R X12 0000000069636570 +26306 clk cpu0 IT (26270) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26306 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +26306 clk cpu0 R X0 0000000003045780 +26307 clk cpu0 IT (26271) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26307 clk cpu0 R X12 0000000066696365 +26308 clk cpu0 IT (26272) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26309 clk cpu0 IT (26273) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26309 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +26309 clk cpu0 R X8 000000000004C028 +26309 clk cpu0 R X13 0000000020726569 +26310 clk cpu0 IT (26274) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26310 clk cpu0 R X12 0000000000000066 +26311 clk cpu0 IT (26275) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26311 clk cpu0 R X11 000000000000001B +26312 clk cpu0 IT (26276) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26312 clk cpu0 R cpsr 200003c0 +26313 clk cpu0 IT (26277) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26313 clk cpu0 R X14 0000000072656900 +26314 clk cpu0 IT (26278) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26314 clk cpu0 R X12 0000000072656966 +26315 clk cpu0 IT (26279) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26315 clk cpu0 MW4 03045780:000000845780_NS 72656966 +26315 clk cpu0 R X0 0000000003045784 +26316 clk cpu0 IT (26280) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26316 clk cpu0 R X12 0000000020726569 +26317 clk cpu0 IT (26281) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26318 clk cpu0 IT (26282) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26318 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +26318 clk cpu0 R X8 000000000004C02C +26318 clk cpu0 R X13 0000000064657375 +26319 clk cpu0 IT (26283) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26319 clk cpu0 R X12 0000000000000020 +26320 clk cpu0 IT (26284) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26320 clk cpu0 R X11 0000000000000017 +26321 clk cpu0 IT (26285) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26321 clk cpu0 R cpsr 200003c0 +26322 clk cpu0 IT (26286) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26322 clk cpu0 R X14 0000000065737500 +26323 clk cpu0 IT (26287) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26323 clk cpu0 R X12 0000000065737520 +26324 clk cpu0 IT (26288) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26324 clk cpu0 MW4 03045784:000000845784_NS 65737520 +26324 clk cpu0 R X0 0000000003045788 +26325 clk cpu0 IT (26289) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26325 clk cpu0 R X12 0000000064657375 +26326 clk cpu0 IT (26290) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26327 clk cpu0 IT (26291) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26327 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +26327 clk cpu0 R X8 000000000004C030 +26327 clk cpu0 R X13 000000005F27203A +26328 clk cpu0 IT (26292) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26328 clk cpu0 R X12 0000000000000064 +26329 clk cpu0 IT (26293) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26329 clk cpu0 R X11 0000000000000013 +26330 clk cpu0 IT (26294) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26330 clk cpu0 R cpsr 200003c0 +26331 clk cpu0 IT (26295) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26331 clk cpu0 R X14 0000000027203A00 +26332 clk cpu0 IT (26296) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26332 clk cpu0 R X12 0000000027203A64 +26333 clk cpu0 IT (26297) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26333 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +26333 clk cpu0 R X0 000000000304578C +26334 clk cpu0 IT (26298) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26334 clk cpu0 R X12 000000005F27203A +26335 clk cpu0 IT (26299) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26336 clk cpu0 IT (26300) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26336 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +26336 clk cpu0 R X8 000000000004C034 +26336 clk cpu0 R X13 0000000045202E27 +26337 clk cpu0 IT (26301) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26337 clk cpu0 R X12 000000000000005F +26338 clk cpu0 IT (26302) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26338 clk cpu0 R X11 000000000000000F +26339 clk cpu0 IT (26303) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26339 clk cpu0 R cpsr 200003c0 +26340 clk cpu0 IT (26304) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26340 clk cpu0 R X14 00000000202E2700 +26341 clk cpu0 IT (26305) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26341 clk cpu0 R X12 00000000202E275F +26342 clk cpu0 IT (26306) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26342 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +26342 clk cpu0 R X0 0000000003045790 +26343 clk cpu0 IT (26307) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26343 clk cpu0 R X12 0000000045202E27 +26344 clk cpu0 IT (26308) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26345 clk cpu0 IT (26309) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26345 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +26345 clk cpu0 R X8 000000000004C038 +26345 clk cpu0 R X13 000000006E69646E +26346 clk cpu0 IT (26310) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26346 clk cpu0 R X12 0000000000000045 +26347 clk cpu0 IT (26311) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26347 clk cpu0 R X11 000000000000000B +26348 clk cpu0 IT (26312) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26348 clk cpu0 R cpsr 200003c0 +26349 clk cpu0 IT (26313) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26349 clk cpu0 R X14 0000000069646E00 +26350 clk cpu0 IT (26314) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26350 clk cpu0 R X12 0000000069646E45 +26351 clk cpu0 IT (26315) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26351 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +26351 clk cpu0 R X0 0000000003045794 +26352 clk cpu0 IT (26316) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26352 clk cpu0 R X12 000000006E69646E +26353 clk cpu0 IT (26317) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26354 clk cpu0 IT (26318) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26354 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +26354 clk cpu0 R X8 000000000004C03C +26354 clk cpu0 R X13 0000000065542067 +26355 clk cpu0 IT (26319) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26355 clk cpu0 R X12 000000000000006E +26356 clk cpu0 IT (26320) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26356 clk cpu0 R X11 0000000000000007 +26357 clk cpu0 IT (26321) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26357 clk cpu0 R cpsr 200003c0 +26358 clk cpu0 IT (26322) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26358 clk cpu0 R X14 0000000054206700 +26359 clk cpu0 IT (26323) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26359 clk cpu0 R X12 000000005420676E +26360 clk cpu0 IT (26324) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26360 clk cpu0 MW4 03045794:000000845794_NS 5420676e +26360 clk cpu0 R X0 0000000003045798 +26361 clk cpu0 IT (26325) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26361 clk cpu0 R X12 0000000065542067 +26362 clk cpu0 IT (26326) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26363 clk cpu0 IT (26327) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26363 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +26363 clk cpu0 R X8 000000000004C040 +26363 clk cpu0 R X13 000000000A2E7473 +26364 clk cpu0 IT (26328) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26364 clk cpu0 R X12 0000000000000065 +26365 clk cpu0 IT (26329) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26365 clk cpu0 R X11 0000000000000003 +26366 clk cpu0 IT (26330) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26366 clk cpu0 R cpsr 600003c0 +26367 clk cpu0 IT (26331) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26367 clk cpu0 R X14 000000002E747300 +26368 clk cpu0 IT (26332) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26368 clk cpu0 R X12 000000002E747365 +26369 clk cpu0 IT (26333) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26369 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +26369 clk cpu0 R X0 000000000304579C +26370 clk cpu0 IT (26334) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26370 clk cpu0 R X12 000000000A2E7473 +26371 clk cpu0 IS (26335) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26372 clk cpu0 IT (26336) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +26372 clk cpu0 R X2 0000000000000003 +26373 clk cpu0 IT (26337) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +26373 clk cpu0 R X9 0000000000000001 +26374 clk cpu0 IT (26338) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +26374 clk cpu0 R X8 000000000004C03F +26375 clk cpu0 IT (26339) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +26375 clk cpu0 R X1 000000000004C043 +26376 clk cpu0 IT (26340) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +26376 clk cpu0 R cpsr 200003c0 +26377 clk cpu0 IS (26341) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +26378 clk cpu0 IT (26342) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +26378 clk cpu0 MR1 0004c043:00001004c043_NS 0a +26378 clk cpu0 R X8 000000000000000A +26379 clk cpu0 IT (26343) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +26379 clk cpu0 MW1 0304579c:00000084579c_NS 0a +26380 clk cpu0 IS (26344) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +26381 clk cpu0 IT (26345) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +26381 clk cpu0 MR1 0004c044:00001004c044_NS 00 +26381 clk cpu0 R X8 0000000000000000 +26382 clk cpu0 IT (26346) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +26382 clk cpu0 R cpsr 600003c0 +26383 clk cpu0 IT (26347) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +26383 clk cpu0 MW1 0304579d:00000084579d_NS 00 +26384 clk cpu0 IS (26348) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +26385 clk cpu0 IT (26349) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +26385 clk cpu0 MR1 0004c045:00001004c045_NS 00 +26385 clk cpu0 R X8 0000000000000000 +26386 clk cpu0 IT (26350) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +26386 clk cpu0 MW1 0304579e:00000084579e_NS 00 +26387 clk cpu0 IT (26351) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +26388 clk cpu0 IT (26352) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +26388 clk cpu0 R X0 0000000003045764 +26389 clk cpu0 IT (26353) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +26389 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +26389 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +26389 clk cpu0 R SP_EL0 0000000003045760 +26389 clk cpu0 R X19 0000000003045830 +26389 clk cpu0 R X30 0000000000092B80 +26390 clk cpu0 IT (26354) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +26391 clk cpu0 IT (26355) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +26391 clk cpu0 R X22 000000000004C000 +26392 clk cpu0 IT (26356) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +26392 clk cpu0 R X23 000000000004C000 +26393 clk cpu0 IT (26357) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +26393 clk cpu0 R X26 0000000000000000 +26394 clk cpu0 IT (26358) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +26394 clk cpu0 R X21 0000000003029000 +26395 clk cpu0 IT (26359) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +26395 clk cpu0 R X22 000000000004C108 +26396 clk cpu0 IT (26360) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +26396 clk cpu0 R X23 000000000004C129 +26397 clk cpu0 IT (26361) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +26397 clk cpu0 R X24 0000000003041000 +26398 clk cpu0 IT (26362) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +26398 clk cpu0 R X25 0000000006216000 +26399 clk cpu0 IT (26363) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +26400 clk cpu0 IT (26364) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26400 clk cpu0 MR1 0004d076:00001004d076_NS 3e +26400 clk cpu0 R X8 000000000000003E +26401 clk cpu0 IT (26365) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26401 clk cpu0 R cpsr 200003c0 +26402 clk cpu0 IS (26366) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26403 clk cpu0 IS (26367) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26404 clk cpu0 IT (26368) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26404 clk cpu0 R cpsr 000003c0 +26405 clk cpu0 IT (26369) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26406 clk cpu0 IT (26370) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26406 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26406 clk cpu0 R X9 0000000013000000 +26407 clk cpu0 IT (26371) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26407 clk cpu0 R X27 000000000004D076 +26408 clk cpu0 IT (26372) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26408 clk cpu0 R X20 000000000004D077 +26409 clk cpu0 IT (26373) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26409 clk cpu0 MW1 13000000:000013000000_NS 3e +26410 clk cpu0 IT (26374) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26410 clk cpu0 MR1 0004d077:00001004d077_NS 3e +26410 clk cpu0 R X8 000000000000003E +26411 clk cpu0 IT (26375) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26411 clk cpu0 R cpsr 200003c0 +26412 clk cpu0 IS (26376) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26413 clk cpu0 IS (26377) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26414 clk cpu0 IT (26378) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26414 clk cpu0 R cpsr 000003c0 +26415 clk cpu0 IT (26379) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26416 clk cpu0 IT (26380) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26416 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26416 clk cpu0 R X9 0000000013000000 +26417 clk cpu0 IT (26381) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26417 clk cpu0 R X27 000000000004D077 +26418 clk cpu0 IT (26382) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26418 clk cpu0 R X20 000000000004D078 +26419 clk cpu0 IT (26383) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26419 clk cpu0 MW1 13000000:000013000000_NS 3e +26420 clk cpu0 IT (26384) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26420 clk cpu0 MR1 0004d078:00001004d078_NS 50 +26420 clk cpu0 R X8 0000000000000050 +26421 clk cpu0 IT (26385) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26421 clk cpu0 R cpsr 200003c0 +26422 clk cpu0 IS (26386) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26423 clk cpu0 IS (26387) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26424 clk cpu0 IT (26388) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26424 clk cpu0 R cpsr 400003c0 +26425 clk cpu0 IS (26389) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26426 clk cpu0 IT (26390) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +26426 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +26426 clk cpu0 R X8 0000000000000000 +26427 clk cpu0 IT (26391) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +26427 clk cpu0 MR8 0004d078:00001004d078_NS 000a6425_203a5050 +26427 clk cpu0 R X0 000A6425203A5050 +26428 clk cpu0 IT (26392) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +26428 clk cpu0 R cpsr 800003c0 +26429 clk cpu0 IT (26393) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +26430 clk cpu0 IT (26394) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +26430 clk cpu0 R X27 0000000000000000 +26431 clk cpu0 IT (26395) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +26431 clk cpu0 R X28 000000000004D078 +26432 clk cpu0 IT (26396) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +26432 clk cpu0 R X8 00000000FFFFFFF8 +26433 clk cpu0 IT (26397) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26433 clk cpu0 R cpsr 000003c0 +26433 clk cpu0 R X9 0000000000000050 +26434 clk cpu0 IS (26398) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26435 clk cpu0 IT (26399) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26435 clk cpu0 R cpsr 200003c0 +26436 clk cpu0 IS (26400) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26437 clk cpu0 IT (26401) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26437 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26437 clk cpu0 R X9 0000000013000000 +26438 clk cpu0 IT (26402) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26438 clk cpu0 R cpsr 800003c0 +26438 clk cpu0 R X8 00000000FFFFFFF9 +26439 clk cpu0 IT (26403) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26439 clk cpu0 MW1 13000000:000013000000_NS 50 +26440 clk cpu0 IT (26404) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26440 clk cpu0 R X0 00000A6425203A50 +26441 clk cpu0 IT (26405) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26442 clk cpu0 IT (26406) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26442 clk cpu0 R cpsr 000003c0 +26442 clk cpu0 R X9 0000000000000050 +26443 clk cpu0 IS (26407) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26444 clk cpu0 IT (26408) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26444 clk cpu0 R cpsr 200003c0 +26445 clk cpu0 IS (26409) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26446 clk cpu0 IT (26410) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26446 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26446 clk cpu0 R X9 0000000013000000 +26447 clk cpu0 IT (26411) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26447 clk cpu0 R cpsr 800003c0 +26447 clk cpu0 R X8 00000000FFFFFFFA +26448 clk cpu0 IT (26412) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26448 clk cpu0 MW1 13000000:000013000000_NS 50 +26449 clk cpu0 IT (26413) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26449 clk cpu0 R X0 0000000A6425203A +26450 clk cpu0 IT (26414) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26451 clk cpu0 IT (26415) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26451 clk cpu0 R cpsr 000003c0 +26451 clk cpu0 R X9 000000000000003A +26452 clk cpu0 IS (26416) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26453 clk cpu0 IT (26417) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26453 clk cpu0 R cpsr 200003c0 +26454 clk cpu0 IS (26418) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26455 clk cpu0 IT (26419) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26455 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26455 clk cpu0 R X9 0000000013000000 +26456 clk cpu0 IT (26420) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26456 clk cpu0 R cpsr 800003c0 +26456 clk cpu0 R X8 00000000FFFFFFFB +26457 clk cpu0 IT (26421) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26457 clk cpu0 MW1 13000000:000013000000_NS 3a +26458 clk cpu0 IT (26422) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26458 clk cpu0 R X0 000000000A642520 +26459 clk cpu0 IT (26423) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26460 clk cpu0 IT (26424) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26460 clk cpu0 R cpsr 000003c0 +26460 clk cpu0 R X9 0000000000000020 +26461 clk cpu0 IS (26425) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26462 clk cpu0 IT (26426) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26462 clk cpu0 R cpsr 800003c0 +26463 clk cpu0 IS (26427) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26464 clk cpu0 IT (26428) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26464 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26464 clk cpu0 R X9 0000000013000000 +26465 clk cpu0 IT (26429) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26465 clk cpu0 R cpsr 800003c0 +26465 clk cpu0 R X8 00000000FFFFFFFC +26466 clk cpu0 IT (26430) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26466 clk cpu0 MW1 13000000:000013000000_NS 20 +26467 clk cpu0 IT (26431) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26467 clk cpu0 R X0 00000000000A6425 +26468 clk cpu0 IT (26432) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26469 clk cpu0 IT (26433) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26469 clk cpu0 R cpsr 000003c0 +26469 clk cpu0 R X9 0000000000000025 +26470 clk cpu0 IS (26434) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26471 clk cpu0 IT (26435) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26471 clk cpu0 R cpsr 600003c0 +26472 clk cpu0 IT (26436) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26473 clk cpu0 IT (26437) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +26473 clk cpu0 R X8 00000000FFFFFFFC +26474 clk cpu0 IT (26438) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +26474 clk cpu0 R X9 0000000000000003 +26475 clk cpu0 IT (26439) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +26475 clk cpu0 R X9 000000000004D07B +26476 clk cpu0 IT (26440) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +26476 clk cpu0 R cpsr 200003c0 +26477 clk cpu0 IT (26441) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +26477 clk cpu0 R X27 000000000004D07B +26478 clk cpu0 IT (26442) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +26478 clk cpu0 R X20 000000000004D07C +26479 clk cpu0 IT (26443) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +26480 clk cpu0 IT (26444) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26480 clk cpu0 MR1 0004d07c:00001004d07c_NS 25 +26480 clk cpu0 R X8 0000000000000025 +26481 clk cpu0 IT (26445) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26481 clk cpu0 R cpsr 600003c0 +26482 clk cpu0 IT (26446) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26483 clk cpu0 IT (26447) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +26483 clk cpu0 MW4 03029734:000000829734_NS 00000000 +26484 clk cpu0 IT (26448) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +26484 clk cpu0 R X27 000000000004D07C +26485 clk cpu0 IT (26449) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +26485 clk cpu0 MR1 0004d07d:00001004d07d_NS 64 +26485 clk cpu0 R X27 000000000004D07D +26485 clk cpu0 R X28 0000000000000064 +26486 clk cpu0 IT (26450) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +26486 clk cpu0 R cpsr 200003c0 +26487 clk cpu0 IS (26451) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +26488 clk cpu0 IT (26452) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +26489 clk cpu0 IT (26453) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +26489 clk cpu0 R X8 000000000000000C +26490 clk cpu0 IT (26454) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +26490 clk cpu0 R cpsr 800003c0 +26491 clk cpu0 IS (26455) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +26492 clk cpu0 IT (26456) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +26492 clk cpu0 R X9 0000000000092CE0 +26493 clk cpu0 IT (26457) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +26493 clk cpu0 MR1 0004c114:00001004c114_NS 0e +26493 clk cpu0 R X10 000000000000000E +26494 clk cpu0 IT (26458) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +26494 clk cpu0 R X9 0000000000092D18 +26495 clk cpu0 IT (26459) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +26495 clk cpu0 R cpsr 800007c0 +26496 clk cpu0 IT (26460) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +26496 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +26496 clk cpu0 R cpsr 800003c0 +26496 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +26497 clk cpu0 IS (26461) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +26498 clk cpu0 IT (26462) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +26498 clk cpu0 R X9 00000000FFFFFFD8 +26499 clk cpu0 IT (26463) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +26499 clk cpu0 R cpsr a00003c0 +26500 clk cpu0 IT (26464) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +26500 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +26501 clk cpu0 IT (26465) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +26502 clk cpu0 IT (26466) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +26502 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +26502 clk cpu0 R X9 0000000003045830 +26503 clk cpu0 IT (26467) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +26503 clk cpu0 R X8 0000000003045800 +26504 clk cpu0 IT (26468) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +26505 clk cpu0 IT (26469) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +26505 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +26505 clk cpu0 R X0 0000000000000000 +26506 clk cpu0 IT (26470) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +26506 clk cpu0 R X1 000000000000000A +26507 clk cpu0 IT (26471) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +26507 clk cpu0 R X30 0000000000092D48 +26508 clk cpu0 IT (26472) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +26508 clk cpu0 R SP_EL0 0000000003045740 +26509 clk cpu0 IT (26473) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +26509 clk cpu0 R X8 3030303030303030 +26510 clk cpu0 IT (26474) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +26510 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +26510 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +26511 clk cpu0 IT (26475) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +26511 clk cpu0 MW4 03045758:000000845758_NS 30303030 +26512 clk cpu0 IT (26476) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +26513 clk cpu0 IT (26477) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +26513 clk cpu0 R X11 0000000000000000 +26514 clk cpu0 IT (26478) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +26514 clk cpu0 R X8 0000000003029000 +26515 clk cpu0 IT (26479) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +26515 clk cpu0 MR4 03029734:000000829734_NS 00000000 +26515 clk cpu0 R X8 0000000000000000 +26516 clk cpu0 IT (26480) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +26516 clk cpu0 R cpsr 600003c0 +26517 clk cpu0 IT (26481) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +26517 clk cpu0 R X8 0000000000000000 +26518 clk cpu0 IT (26482) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +26518 clk cpu0 R cpsr 800003c0 +26519 clk cpu0 IT (26483) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +26520 clk cpu0 IT (26484) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +26520 clk cpu0 R X9 0000000003045748 +26521 clk cpu0 IT (26485) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +26521 clk cpu0 R X10 0000000006216000 +26522 clk cpu0 IT (26486) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +26522 clk cpu0 MR1 03045748:000000845748_NS 30 +26522 clk cpu0 R X8 0000000000000030 +26523 clk cpu0 IT (26487) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +26523 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26523 clk cpu0 R X9 0000000013000000 +26524 clk cpu0 IT (26488) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26524 clk cpu0 MW1 13000000:000013000000_NS 30 +26525 clk cpu0 IT (26489) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +26525 clk cpu0 R SP_EL0 0000000003045760 +26526 clk cpu0 IT (26490) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +26527 clk cpu0 IT (26491) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +26527 clk cpu0 R X20 000000000004D07E +26528 clk cpu0 IT (26492) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +26529 clk cpu0 IT (26493) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26529 clk cpu0 MR1 0004d07e:00001004d07e_NS 0a +26529 clk cpu0 R X8 000000000000000A +26530 clk cpu0 IT (26494) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26530 clk cpu0 R cpsr 800003c0 +26531 clk cpu0 IS (26495) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26532 clk cpu0 IS (26496) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26533 clk cpu0 IT (26497) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26533 clk cpu0 R cpsr 000003c0 +26534 clk cpu0 IT (26498) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26535 clk cpu0 IT (26499) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26535 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26535 clk cpu0 R X9 0000000013000000 +26536 clk cpu0 IT (26500) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26536 clk cpu0 R X27 000000000004D07E +26537 clk cpu0 IT (26501) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26537 clk cpu0 R X20 000000000004D07F +TUBE CPU0: >>PP: 0 +26538 clk cpu0 IT (26502) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26538 clk cpu0 MW1 13000000:000013000000_NS 0a +26539 clk cpu0 IT (26503) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26539 clk cpu0 MR1 0004d07f:00001004d07f_NS 00 +26539 clk cpu0 R X8 0000000000000000 +26540 clk cpu0 IT (26504) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26540 clk cpu0 R cpsr 800003c0 +26541 clk cpu0 IS (26505) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26542 clk cpu0 IT (26506) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26543 clk cpu0 IT (26507) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +26544 clk cpu0 IT (26508) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +26544 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d076 +26544 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +26544 clk cpu0 R X19 000000000004D076 +26544 clk cpu0 R X30 000000000009C560 +26545 clk cpu0 IT (26509) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +26545 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +26545 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +26545 clk cpu0 R X20 0000000003008528 +26545 clk cpu0 R X21 0000000000000000 +26546 clk cpu0 IT (26510) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +26546 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +26546 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +26546 clk cpu0 R X22 000000000004D076 +26546 clk cpu0 R X23 000000000004D06C +26547 clk cpu0 IT (26511) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +26547 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +26547 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +26547 clk cpu0 R X24 000000000004D080 +26547 clk cpu0 R X25 0000000006216000 +26548 clk cpu0 IT (26512) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +26548 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +26548 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216040 +26548 clk cpu0 R X26 0000000006216040 +26548 clk cpu0 R X27 0001000100010001 +26549 clk cpu0 IT (26513) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +26549 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +26549 clk cpu0 R X28 FF7FFF7FFF7FFF7F +26550 clk cpu0 IT (26514) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +26550 clk cpu0 R SP_EL0 0000000003045800 +26551 clk cpu0 IT (26515) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +26552 clk cpu0 IT (26516) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +26552 clk cpu0 R X0 0000000000000001 +26553 clk cpu0 IT (26517) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +26553 clk cpu0 R X1 0000000000000000 +26554 clk cpu0 IT (26518) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +26554 clk cpu0 R X2 0000000000000000 +26555 clk cpu0 IT (26519) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +26556 clk cpu0 IT (26520) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +26557 clk cpu0 IT (26521) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +26557 clk cpu0 R X0 0000000003008528 +26558 clk cpu0 IT (26522) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +26558 clk cpu0 R X30 000000000009C57C +26559 clk cpu0 IT (26523) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +26560 clk cpu0 IT (26524) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +26560 clk cpu0 R X8 0000000006216000 +26561 clk cpu0 IT (26525) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26561 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26561 clk cpu0 R X8 0000000000000001 +26562 clk cpu0 IT (26526) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +26562 clk cpu0 R cpsr 800003c0 +26563 clk cpu0 IT (26527) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +26564 clk cpu0 IT (26528) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +26565 clk cpu0 IT (26529) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +26565 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000001 +26565 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b49c +26565 clk cpu0 R X19 0000000000000001 +26565 clk cpu0 R X30 000000000009B49C +26566 clk cpu0 IT (26530) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +26566 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +26566 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +26566 clk cpu0 R X20 000000000004D0CC +26566 clk cpu0 R X21 000000000004CF91 +26567 clk cpu0 IT (26531) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +26567 clk cpu0 R SP_EL0 0000000003045890 +26568 clk cpu0 IT (26532) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +26569 clk cpu0 IT (26533) 0009b49c:00001009b49c_NS b9400342 O EL0t_n : LDR w2,[x26,#0] +26569 clk cpu0 MR4 06216040:000015216040_NS 00000000 +26569 clk cpu0 R X2 0000000000000000 +26570 clk cpu0 IT (26534) 0009b4a0:00001009b4a0_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +26570 clk cpu0 R X0 0000000000000000 +26571 clk cpu0 IT (26535) 0009b4a4:00001009b4a4_NS aa1703e1 O EL0t_n : MOV x1,x23 +26571 clk cpu0 R X1 000000000004D06C +26572 clk cpu0 IT (26536) 0009b4a8:00001009b4a8_NS 94000409 O EL0t_n : BL 0x9c4cc +26572 clk cpu0 R X30 000000000009B4AC +26573 clk cpu0 IT (26537) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +26573 clk cpu0 R SP_EL0 0000000003045800 +26574 clk cpu0 IT (26538) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +26574 clk cpu0 R X8 0000000006216000 +26575 clk cpu0 IT (26539) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +26575 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +26575 clk cpu0 R X8 0000000000000003 +26576 clk cpu0 IT (26540) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +26576 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +26576 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +26577 clk cpu0 IT (26541) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +26577 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000001 +26577 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b4ac +26578 clk cpu0 IT (26542) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +26578 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +26578 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +26579 clk cpu0 IT (26543) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +26579 clk cpu0 R cpsr 200003c0 +26580 clk cpu0 IT (26544) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +26580 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +26580 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +26581 clk cpu0 IT (26545) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +26581 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +26581 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +26582 clk cpu0 IT (26546) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +26582 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +26582 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +26583 clk cpu0 IT (26547) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +26583 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +26583 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +26584 clk cpu0 IS (26548) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +26585 clk cpu0 IT (26549) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +26585 clk cpu0 R X20 0000000003008000 +26586 clk cpu0 IT (26550) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +26586 clk cpu0 R X20 0000000003008528 +26587 clk cpu0 IT (26551) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +26587 clk cpu0 R X0 0000000003008528 +26588 clk cpu0 IT (26552) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +26588 clk cpu0 R X19 000000000004D06C +26589 clk cpu0 IT (26553) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +26589 clk cpu0 R X30 000000000009C510 +26590 clk cpu0 IT (26554) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +26590 clk cpu0 R X8 0000000006216000 +26591 clk cpu0 IT (26555) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26591 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26591 clk cpu0 R X8 0000000000000001 +26592 clk cpu0 IT (26556) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +26592 clk cpu0 R cpsr 800003c0 +26593 clk cpu0 IT (26557) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +26594 clk cpu0 IT (26558) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +26595 clk cpu0 IT (26559) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +26595 clk cpu0 R X9 0000000003045800 +26596 clk cpu0 IT (26560) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +26596 clk cpu0 R X8 00000000FFFFFFD0 +26597 clk cpu0 IT (26561) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +26597 clk cpu0 R X10 0000000003045890 +26598 clk cpu0 IT (26562) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +26598 clk cpu0 R X9 0000000003045830 +26599 clk cpu0 IT (26563) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +26599 clk cpu0 R X0 0000000000000000 +26600 clk cpu0 IT (26564) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +26600 clk cpu0 R X1 0000000000000000 +26601 clk cpu0 IT (26565) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +26601 clk cpu0 R X2 0000000000000000 +26602 clk cpu0 IT (26566) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +26602 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +26603 clk cpu0 IT (26567) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +26603 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +26603 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +26604 clk cpu0 IT (26568) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +26605 clk cpu0 IT (26569) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +26605 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +26605 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +26605 clk cpu0 R X8 0000000000000000 +26605 clk cpu0 R X10 0000000003045830 +26606 clk cpu0 IT (26570) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +26606 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +26606 clk cpu0 R X9 0000000003045890 +26607 clk cpu0 IT (26571) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +26607 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +26607 clk cpu0 R X11 00000000FFFFFFD0 +26608 clk cpu0 IT (26572) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +26608 clk cpu0 R X21 0000000000000000 +26609 clk cpu0 IT (26573) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +26609 clk cpu0 R X1 0000000003045830 +26610 clk cpu0 IT (26574) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +26610 clk cpu0 R X0 000000000004D06C +26611 clk cpu0 IT (26575) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +26611 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +26611 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +26612 clk cpu0 IT (26576) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +26612 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +26613 clk cpu0 IT (26577) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +26613 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +26614 clk cpu0 IT (26578) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +26614 clk cpu0 R X30 000000000009C560 +26615 clk cpu0 IT (26579) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +26615 clk cpu0 R SP_EL0 0000000003045760 +26616 clk cpu0 IT (26580) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +26616 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d06c +26616 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +26617 clk cpu0 IT (26581) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +26617 clk cpu0 R X19 0000000003045830 +26618 clk cpu0 IT (26582) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +26618 clk cpu0 R X1 000000000004C000 +26619 clk cpu0 IT (26583) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +26619 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +26619 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +26620 clk cpu0 IT (26584) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +26620 clk cpu0 R X20 000000000004D06C +26621 clk cpu0 IT (26585) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +26621 clk cpu0 R X1 000000000004C00B +26622 clk cpu0 IT (26586) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +26622 clk cpu0 R X0 0000000003045764 +26623 clk cpu0 IT (26587) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +26623 clk cpu0 R X2 000000000000003B +26624 clk cpu0 IT (26588) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +26624 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +26625 clk cpu0 IT (26589) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +26625 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +26625 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216040 +26626 clk cpu0 IT (26590) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +26626 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +26626 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +26627 clk cpu0 IT (26591) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +26627 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +26627 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +26628 clk cpu0 IT (26592) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +26628 clk cpu0 R X30 0000000000092B80 +26629 clk cpu0 IT (26593) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +26629 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +26629 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +26629 clk cpu0 R SP_EL0 0000000003045750 +26630 clk cpu0 IT (26594) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +26630 clk cpu0 R X19 0000000003045764 +26631 clk cpu0 IT (26595) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +26631 clk cpu0 R X30 00000000000104DC +26632 clk cpu0 IT (26596) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +26632 clk cpu0 R cpsr 200003c0 +26633 clk cpu0 IS (26597) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +26634 clk cpu0 IT (26598) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +26634 clk cpu0 R cpsr 400003c0 +26635 clk cpu0 IT (26599) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +26636 clk cpu0 IT (26600) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +26636 clk cpu0 R cpsr 000003c0 +26636 clk cpu0 R X10 0000000000000003 +26637 clk cpu0 IS (26601) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +26638 clk cpu0 IT (26602) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +26638 clk cpu0 R X9 0000000000000020 +26639 clk cpu0 IT (26603) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +26639 clk cpu0 R X8 000000000004C008 +26640 clk cpu0 IT (26604) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +26640 clk cpu0 R cpsr 200003c0 +26641 clk cpu0 IT (26605) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +26641 clk cpu0 R X9 0000000000000008 +26642 clk cpu0 IS (26606) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +26643 clk cpu0 IT (26607) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +26643 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +26643 clk cpu0 R X12 000000000A00000A +26644 clk cpu0 IT (26608) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +26644 clk cpu0 R X10 0000000000000018 +26645 clk cpu0 IT (26609) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +26645 clk cpu0 R X11 000000000000003B +26646 clk cpu0 IT (26610) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26646 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +26646 clk cpu0 R X8 000000000004C00C +26646 clk cpu0 R X13 000000006F727245 +26647 clk cpu0 IT (26611) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26647 clk cpu0 R X12 000000000000000A +26648 clk cpu0 IT (26612) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26648 clk cpu0 R X11 0000000000000037 +26649 clk cpu0 IT (26613) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26649 clk cpu0 R cpsr 200003c0 +26650 clk cpu0 IT (26614) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26650 clk cpu0 R X14 0000000072724500 +26651 clk cpu0 IT (26615) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26651 clk cpu0 R X12 000000007272450A +26652 clk cpu0 IT (26616) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26652 clk cpu0 MW4 03045764:000000845764_NS 7272450a +26652 clk cpu0 R X0 0000000003045768 +26653 clk cpu0 IT (26617) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26653 clk cpu0 R X12 000000006F727245 +26654 clk cpu0 IT (26618) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26655 clk cpu0 IT (26619) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26655 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +26655 clk cpu0 R X8 000000000004C010 +26655 clk cpu0 R X13 0000000049203A72 +26656 clk cpu0 IT (26620) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26656 clk cpu0 R X12 000000000000006F +26657 clk cpu0 IT (26621) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26657 clk cpu0 R X11 0000000000000033 +26658 clk cpu0 IT (26622) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26658 clk cpu0 R cpsr 200003c0 +26659 clk cpu0 IT (26623) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26659 clk cpu0 R X14 00000000203A7200 +26660 clk cpu0 IT (26624) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26660 clk cpu0 R X12 00000000203A726F +26661 clk cpu0 IT (26625) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26661 clk cpu0 MW4 03045768:000000845768_NS 203a726f +26661 clk cpu0 R X0 000000000304576C +26662 clk cpu0 IT (26626) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26662 clk cpu0 R X12 0000000049203A72 +26663 clk cpu0 IT (26627) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26664 clk cpu0 IT (26628) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26664 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +26664 clk cpu0 R X8 000000000004C014 +26664 clk cpu0 R X13 0000000067656C6C +26665 clk cpu0 IT (26629) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26665 clk cpu0 R X12 0000000000000049 +26666 clk cpu0 IT (26630) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26666 clk cpu0 R X11 000000000000002F +26667 clk cpu0 IT (26631) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26667 clk cpu0 R cpsr 200003c0 +26668 clk cpu0 IT (26632) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26668 clk cpu0 R X14 00000000656C6C00 +26669 clk cpu0 IT (26633) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26669 clk cpu0 R X12 00000000656C6C49 +26670 clk cpu0 IT (26634) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26670 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +26670 clk cpu0 R X0 0000000003045770 +26671 clk cpu0 IT (26635) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26671 clk cpu0 R X12 0000000067656C6C +26672 clk cpu0 IT (26636) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26673 clk cpu0 IT (26637) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26673 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +26673 clk cpu0 R X8 000000000004C018 +26673 clk cpu0 R X13 0000000066206C61 +26674 clk cpu0 IT (26638) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26674 clk cpu0 R X12 0000000000000067 +26675 clk cpu0 IT (26639) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26675 clk cpu0 R X11 000000000000002B +26676 clk cpu0 IT (26640) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26676 clk cpu0 R cpsr 200003c0 +26677 clk cpu0 IT (26641) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26677 clk cpu0 R X14 00000000206C6100 +26678 clk cpu0 IT (26642) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26678 clk cpu0 R X12 00000000206C6167 +26679 clk cpu0 IT (26643) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26679 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +26679 clk cpu0 R X0 0000000003045774 +26680 clk cpu0 IT (26644) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26680 clk cpu0 R X12 0000000066206C61 +26681 clk cpu0 IT (26645) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26682 clk cpu0 IT (26646) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26682 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +26682 clk cpu0 R X8 000000000004C01C +26682 clk cpu0 R X13 00000000616D726F +26683 clk cpu0 IT (26647) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26683 clk cpu0 R X12 0000000000000066 +26684 clk cpu0 IT (26648) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26684 clk cpu0 R X11 0000000000000027 +26685 clk cpu0 IT (26649) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26685 clk cpu0 R cpsr 200003c0 +26686 clk cpu0 IT (26650) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26686 clk cpu0 R X14 000000006D726F00 +26687 clk cpu0 IT (26651) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26687 clk cpu0 R X12 000000006D726F66 +26688 clk cpu0 IT (26652) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26688 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +26688 clk cpu0 R X0 0000000003045778 +26689 clk cpu0 IT (26653) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26689 clk cpu0 R X12 00000000616D726F +26690 clk cpu0 IT (26654) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26691 clk cpu0 IT (26655) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26691 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +26691 clk cpu0 R X8 000000000004C020 +26691 clk cpu0 R X13 0000000070732074 +26692 clk cpu0 IT (26656) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26692 clk cpu0 R X12 0000000000000061 +26693 clk cpu0 IT (26657) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26693 clk cpu0 R X11 0000000000000023 +26694 clk cpu0 IT (26658) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26694 clk cpu0 R cpsr 200003c0 +26695 clk cpu0 IT (26659) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26695 clk cpu0 R X14 0000000073207400 +26696 clk cpu0 IT (26660) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26696 clk cpu0 R X12 0000000073207461 +26697 clk cpu0 IT (26661) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26697 clk cpu0 MW4 03045778:000000845778_NS 73207461 +26697 clk cpu0 R X0 000000000304577C +26698 clk cpu0 IT (26662) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26698 clk cpu0 R X12 0000000070732074 +26699 clk cpu0 IT (26663) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26700 clk cpu0 IT (26664) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26700 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +26700 clk cpu0 R X8 000000000004C024 +26700 clk cpu0 R X13 0000000066696365 +26701 clk cpu0 IT (26665) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26701 clk cpu0 R X12 0000000000000070 +26702 clk cpu0 IT (26666) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26702 clk cpu0 R X11 000000000000001F +26703 clk cpu0 IT (26667) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26703 clk cpu0 R cpsr 200003c0 +26704 clk cpu0 IT (26668) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26704 clk cpu0 R X14 0000000069636500 +26705 clk cpu0 IT (26669) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26705 clk cpu0 R X12 0000000069636570 +26706 clk cpu0 IT (26670) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26706 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +26706 clk cpu0 R X0 0000000003045780 +26707 clk cpu0 IT (26671) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26707 clk cpu0 R X12 0000000066696365 +26708 clk cpu0 IT (26672) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26709 clk cpu0 IT (26673) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26709 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +26709 clk cpu0 R X8 000000000004C028 +26709 clk cpu0 R X13 0000000020726569 +26710 clk cpu0 IT (26674) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26710 clk cpu0 R X12 0000000000000066 +26711 clk cpu0 IT (26675) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26711 clk cpu0 R X11 000000000000001B +26712 clk cpu0 IT (26676) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26712 clk cpu0 R cpsr 200003c0 +26713 clk cpu0 IT (26677) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26713 clk cpu0 R X14 0000000072656900 +26714 clk cpu0 IT (26678) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26714 clk cpu0 R X12 0000000072656966 +26715 clk cpu0 IT (26679) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26715 clk cpu0 MW4 03045780:000000845780_NS 72656966 +26715 clk cpu0 R X0 0000000003045784 +26716 clk cpu0 IT (26680) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26716 clk cpu0 R X12 0000000020726569 +26717 clk cpu0 IT (26681) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26718 clk cpu0 IT (26682) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26718 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +26718 clk cpu0 R X8 000000000004C02C +26718 clk cpu0 R X13 0000000064657375 +26719 clk cpu0 IT (26683) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26719 clk cpu0 R X12 0000000000000020 +26720 clk cpu0 IT (26684) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26720 clk cpu0 R X11 0000000000000017 +26721 clk cpu0 IT (26685) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26721 clk cpu0 R cpsr 200003c0 +26722 clk cpu0 IT (26686) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26722 clk cpu0 R X14 0000000065737500 +26723 clk cpu0 IT (26687) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26723 clk cpu0 R X12 0000000065737520 +26724 clk cpu0 IT (26688) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26724 clk cpu0 MW4 03045784:000000845784_NS 65737520 +26724 clk cpu0 R X0 0000000003045788 +26725 clk cpu0 IT (26689) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26725 clk cpu0 R X12 0000000064657375 +26726 clk cpu0 IT (26690) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26727 clk cpu0 IT (26691) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26727 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +26727 clk cpu0 R X8 000000000004C030 +26727 clk cpu0 R X13 000000005F27203A +26728 clk cpu0 IT (26692) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26728 clk cpu0 R X12 0000000000000064 +26729 clk cpu0 IT (26693) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26729 clk cpu0 R X11 0000000000000013 +26730 clk cpu0 IT (26694) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26730 clk cpu0 R cpsr 200003c0 +26731 clk cpu0 IT (26695) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26731 clk cpu0 R X14 0000000027203A00 +26732 clk cpu0 IT (26696) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26732 clk cpu0 R X12 0000000027203A64 +26733 clk cpu0 IT (26697) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26733 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +26733 clk cpu0 R X0 000000000304578C +26734 clk cpu0 IT (26698) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26734 clk cpu0 R X12 000000005F27203A +26735 clk cpu0 IT (26699) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26736 clk cpu0 IT (26700) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26736 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +26736 clk cpu0 R X8 000000000004C034 +26736 clk cpu0 R X13 0000000045202E27 +26737 clk cpu0 IT (26701) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26737 clk cpu0 R X12 000000000000005F +26738 clk cpu0 IT (26702) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26738 clk cpu0 R X11 000000000000000F +26739 clk cpu0 IT (26703) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26739 clk cpu0 R cpsr 200003c0 +26740 clk cpu0 IT (26704) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26740 clk cpu0 R X14 00000000202E2700 +26741 clk cpu0 IT (26705) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26741 clk cpu0 R X12 00000000202E275F +26742 clk cpu0 IT (26706) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26742 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +26742 clk cpu0 R X0 0000000003045790 +26743 clk cpu0 IT (26707) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26743 clk cpu0 R X12 0000000045202E27 +26744 clk cpu0 IT (26708) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26745 clk cpu0 IT (26709) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26745 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +26745 clk cpu0 R X8 000000000004C038 +26745 clk cpu0 R X13 000000006E69646E +26746 clk cpu0 IT (26710) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26746 clk cpu0 R X12 0000000000000045 +26747 clk cpu0 IT (26711) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26747 clk cpu0 R X11 000000000000000B +26748 clk cpu0 IT (26712) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26748 clk cpu0 R cpsr 200003c0 +26749 clk cpu0 IT (26713) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26749 clk cpu0 R X14 0000000069646E00 +26750 clk cpu0 IT (26714) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26750 clk cpu0 R X12 0000000069646E45 +26751 clk cpu0 IT (26715) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26751 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +26751 clk cpu0 R X0 0000000003045794 +26752 clk cpu0 IT (26716) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26752 clk cpu0 R X12 000000006E69646E +26753 clk cpu0 IT (26717) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26754 clk cpu0 IT (26718) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26754 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +26754 clk cpu0 R X8 000000000004C03C +26754 clk cpu0 R X13 0000000065542067 +26755 clk cpu0 IT (26719) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26755 clk cpu0 R X12 000000000000006E +26756 clk cpu0 IT (26720) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26756 clk cpu0 R X11 0000000000000007 +26757 clk cpu0 IT (26721) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26757 clk cpu0 R cpsr 200003c0 +26758 clk cpu0 IT (26722) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26758 clk cpu0 R X14 0000000054206700 +26759 clk cpu0 IT (26723) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26759 clk cpu0 R X12 000000005420676E +26760 clk cpu0 IT (26724) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26760 clk cpu0 MW4 03045794:000000845794_NS 5420676e +26760 clk cpu0 R X0 0000000003045798 +26761 clk cpu0 IT (26725) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26761 clk cpu0 R X12 0000000065542067 +26762 clk cpu0 IT (26726) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26763 clk cpu0 IT (26727) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +26763 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +26763 clk cpu0 R X8 000000000004C040 +26763 clk cpu0 R X13 000000000A2E7473 +26764 clk cpu0 IT (26728) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +26764 clk cpu0 R X12 0000000000000065 +26765 clk cpu0 IT (26729) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +26765 clk cpu0 R X11 0000000000000003 +26766 clk cpu0 IT (26730) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +26766 clk cpu0 R cpsr 600003c0 +26767 clk cpu0 IT (26731) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +26767 clk cpu0 R X14 000000002E747300 +26768 clk cpu0 IT (26732) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +26768 clk cpu0 R X12 000000002E747365 +26769 clk cpu0 IT (26733) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +26769 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +26769 clk cpu0 R X0 000000000304579C +26770 clk cpu0 IT (26734) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +26770 clk cpu0 R X12 000000000A2E7473 +26771 clk cpu0 IS (26735) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +26772 clk cpu0 IT (26736) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +26772 clk cpu0 R X2 0000000000000003 +26773 clk cpu0 IT (26737) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +26773 clk cpu0 R X9 0000000000000001 +26774 clk cpu0 IT (26738) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +26774 clk cpu0 R X8 000000000004C03F +26775 clk cpu0 IT (26739) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +26775 clk cpu0 R X1 000000000004C043 +26776 clk cpu0 IT (26740) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +26776 clk cpu0 R cpsr 200003c0 +26777 clk cpu0 IS (26741) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +26778 clk cpu0 IT (26742) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +26778 clk cpu0 MR1 0004c043:00001004c043_NS 0a +26778 clk cpu0 R X8 000000000000000A +26779 clk cpu0 IT (26743) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +26779 clk cpu0 MW1 0304579c:00000084579c_NS 0a +26780 clk cpu0 IS (26744) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +26781 clk cpu0 IT (26745) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +26781 clk cpu0 MR1 0004c044:00001004c044_NS 00 +26781 clk cpu0 R X8 0000000000000000 +26782 clk cpu0 IT (26746) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +26782 clk cpu0 R cpsr 600003c0 +26783 clk cpu0 IT (26747) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +26783 clk cpu0 MW1 0304579d:00000084579d_NS 00 +26784 clk cpu0 IS (26748) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +26785 clk cpu0 IT (26749) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +26785 clk cpu0 MR1 0004c045:00001004c045_NS 00 +26785 clk cpu0 R X8 0000000000000000 +26786 clk cpu0 IT (26750) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +26786 clk cpu0 MW1 0304579e:00000084579e_NS 00 +26787 clk cpu0 IT (26751) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +26788 clk cpu0 IT (26752) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +26788 clk cpu0 R X0 0000000003045764 +26789 clk cpu0 IT (26753) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +26789 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +26789 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +26789 clk cpu0 R SP_EL0 0000000003045760 +26789 clk cpu0 R X19 0000000003045830 +26789 clk cpu0 R X30 0000000000092B80 +26790 clk cpu0 IT (26754) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +26791 clk cpu0 IT (26755) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +26791 clk cpu0 R X22 000000000004C000 +26792 clk cpu0 IT (26756) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +26792 clk cpu0 R X23 000000000004C000 +26793 clk cpu0 IT (26757) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +26793 clk cpu0 R X26 0000000000000000 +26794 clk cpu0 IT (26758) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +26794 clk cpu0 R X21 0000000003029000 +26795 clk cpu0 IT (26759) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +26795 clk cpu0 R X22 000000000004C108 +26796 clk cpu0 IT (26760) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +26796 clk cpu0 R X23 000000000004C129 +26797 clk cpu0 IT (26761) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +26797 clk cpu0 R X24 0000000003041000 +26798 clk cpu0 IT (26762) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +26798 clk cpu0 R X25 0000000006216000 +26799 clk cpu0 IT (26763) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +26800 clk cpu0 IT (26764) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26800 clk cpu0 MR1 0004d06c:00001004d06c_NS 3e +26800 clk cpu0 R X8 000000000000003E +26801 clk cpu0 IT (26765) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26801 clk cpu0 R cpsr 200003c0 +26802 clk cpu0 IS (26766) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26803 clk cpu0 IS (26767) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26804 clk cpu0 IT (26768) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26804 clk cpu0 R cpsr 000003c0 +26805 clk cpu0 IT (26769) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26806 clk cpu0 IT (26770) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26806 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26806 clk cpu0 R X9 0000000013000000 +26807 clk cpu0 IT (26771) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26807 clk cpu0 R X27 000000000004D06C +26808 clk cpu0 IT (26772) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26808 clk cpu0 R X20 000000000004D06D +26809 clk cpu0 IT (26773) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26809 clk cpu0 MW1 13000000:000013000000_NS 3e +26810 clk cpu0 IT (26774) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26810 clk cpu0 MR1 0004d06d:00001004d06d_NS 3e +26810 clk cpu0 R X8 000000000000003E +26811 clk cpu0 IT (26775) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26811 clk cpu0 R cpsr 200003c0 +26812 clk cpu0 IS (26776) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26813 clk cpu0 IS (26777) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26814 clk cpu0 IT (26778) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26814 clk cpu0 R cpsr 000003c0 +26815 clk cpu0 IT (26779) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26816 clk cpu0 IT (26780) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26816 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26816 clk cpu0 R X9 0000000013000000 +26817 clk cpu0 IT (26781) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26817 clk cpu0 R X27 000000000004D06D +26818 clk cpu0 IT (26782) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26818 clk cpu0 R X20 000000000004D06E +26819 clk cpu0 IT (26783) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26819 clk cpu0 MW1 13000000:000013000000_NS 3e +26820 clk cpu0 IT (26784) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26820 clk cpu0 MR1 0004d06e:00001004d06e_NS 50 +26820 clk cpu0 R X8 0000000000000050 +26821 clk cpu0 IT (26785) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26821 clk cpu0 R cpsr 200003c0 +26822 clk cpu0 IS (26786) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26823 clk cpu0 IS (26787) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26824 clk cpu0 IT (26788) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26824 clk cpu0 R cpsr 000003c0 +26825 clk cpu0 IT (26789) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26826 clk cpu0 IT (26790) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26826 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26826 clk cpu0 R X9 0000000013000000 +26827 clk cpu0 IT (26791) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26827 clk cpu0 R X27 000000000004D06E +26828 clk cpu0 IT (26792) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26828 clk cpu0 R X20 000000000004D06F +26829 clk cpu0 IT (26793) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26829 clk cpu0 MW1 13000000:000013000000_NS 50 +26830 clk cpu0 IT (26794) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26830 clk cpu0 MR1 0004d06f:00001004d06f_NS 46 +26830 clk cpu0 R X8 0000000000000046 +26831 clk cpu0 IT (26795) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26831 clk cpu0 R cpsr 200003c0 +26832 clk cpu0 IS (26796) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26833 clk cpu0 IS (26797) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26834 clk cpu0 IT (26798) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26834 clk cpu0 R cpsr 000003c0 +26835 clk cpu0 IT (26799) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26836 clk cpu0 IT (26800) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26836 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26836 clk cpu0 R X9 0000000013000000 +26837 clk cpu0 IT (26801) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26837 clk cpu0 R X27 000000000004D06F +26838 clk cpu0 IT (26802) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26838 clk cpu0 R X20 000000000004D070 +26839 clk cpu0 IT (26803) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26839 clk cpu0 MW1 13000000:000013000000_NS 46 +26840 clk cpu0 IT (26804) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26840 clk cpu0 MR1 0004d070:00001004d070_NS 3a +26840 clk cpu0 R X8 000000000000003A +26841 clk cpu0 IT (26805) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26841 clk cpu0 R cpsr 200003c0 +26842 clk cpu0 IS (26806) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26843 clk cpu0 IS (26807) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26844 clk cpu0 IT (26808) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26844 clk cpu0 R cpsr 400003c0 +26845 clk cpu0 IS (26809) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26846 clk cpu0 IT (26810) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +26846 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +26846 clk cpu0 R X8 0000000000000000 +26847 clk cpu0 IT (26811) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +26847 clk cpu0 MR8 0004d070:00001004d070_NS 3e3e000a_6425203a +26847 clk cpu0 R X0 3E3E000A6425203A +26848 clk cpu0 IT (26812) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +26848 clk cpu0 R cpsr 800003c0 +26849 clk cpu0 IT (26813) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +26850 clk cpu0 IT (26814) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +26850 clk cpu0 R X27 0000000000000000 +26851 clk cpu0 IT (26815) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +26851 clk cpu0 R X28 000000000004D070 +26852 clk cpu0 IT (26816) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +26852 clk cpu0 R X8 00000000FFFFFFF8 +26853 clk cpu0 IT (26817) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26853 clk cpu0 R cpsr 000003c0 +26853 clk cpu0 R X9 000000000000003A +26854 clk cpu0 IS (26818) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26855 clk cpu0 IT (26819) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26855 clk cpu0 R cpsr 200003c0 +26856 clk cpu0 IS (26820) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26857 clk cpu0 IT (26821) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26857 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26857 clk cpu0 R X9 0000000013000000 +26858 clk cpu0 IT (26822) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26858 clk cpu0 R cpsr 800003c0 +26858 clk cpu0 R X8 00000000FFFFFFF9 +26859 clk cpu0 IT (26823) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26859 clk cpu0 MW1 13000000:000013000000_NS 3a +26860 clk cpu0 IT (26824) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26860 clk cpu0 R X0 003E3E000A642520 +26861 clk cpu0 IT (26825) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26862 clk cpu0 IT (26826) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26862 clk cpu0 R cpsr 000003c0 +26862 clk cpu0 R X9 0000000000000020 +26863 clk cpu0 IS (26827) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26864 clk cpu0 IT (26828) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26864 clk cpu0 R cpsr 800003c0 +26865 clk cpu0 IS (26829) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26866 clk cpu0 IT (26830) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26866 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26866 clk cpu0 R X9 0000000013000000 +26867 clk cpu0 IT (26831) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +26867 clk cpu0 R cpsr 800003c0 +26867 clk cpu0 R X8 00000000FFFFFFFA +26868 clk cpu0 IT (26832) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +26868 clk cpu0 MW1 13000000:000013000000_NS 20 +26869 clk cpu0 IT (26833) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +26869 clk cpu0 R X0 00003E3E000A6425 +26870 clk cpu0 IT (26834) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +26871 clk cpu0 IT (26835) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +26871 clk cpu0 R cpsr 000003c0 +26871 clk cpu0 R X9 0000000000000025 +26872 clk cpu0 IS (26836) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +26873 clk cpu0 IT (26837) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +26873 clk cpu0 R cpsr 600003c0 +26874 clk cpu0 IT (26838) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +26875 clk cpu0 IT (26839) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +26875 clk cpu0 R X8 00000000FFFFFFFA +26876 clk cpu0 IT (26840) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +26876 clk cpu0 R X9 0000000000000001 +26877 clk cpu0 IT (26841) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +26877 clk cpu0 R X9 000000000004D071 +26878 clk cpu0 IT (26842) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +26878 clk cpu0 R cpsr 200003c0 +26879 clk cpu0 IT (26843) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +26879 clk cpu0 R X27 000000000004D071 +26880 clk cpu0 IT (26844) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +26880 clk cpu0 R X20 000000000004D072 +26881 clk cpu0 IT (26845) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +26882 clk cpu0 IT (26846) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26882 clk cpu0 MR1 0004d072:00001004d072_NS 25 +26882 clk cpu0 R X8 0000000000000025 +26883 clk cpu0 IT (26847) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26883 clk cpu0 R cpsr 600003c0 +26884 clk cpu0 IT (26848) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26885 clk cpu0 IT (26849) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +26885 clk cpu0 MW4 03029734:000000829734_NS 00000000 +26886 clk cpu0 IT (26850) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +26886 clk cpu0 R X27 000000000004D072 +26887 clk cpu0 IT (26851) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +26887 clk cpu0 MR1 0004d073:00001004d073_NS 64 +26887 clk cpu0 R X27 000000000004D073 +26887 clk cpu0 R X28 0000000000000064 +26888 clk cpu0 IT (26852) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +26888 clk cpu0 R cpsr 200003c0 +26889 clk cpu0 IS (26853) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +26890 clk cpu0 IT (26854) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +26891 clk cpu0 IT (26855) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +26891 clk cpu0 R X8 000000000000000C +26892 clk cpu0 IT (26856) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +26892 clk cpu0 R cpsr 800003c0 +26893 clk cpu0 IS (26857) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +26894 clk cpu0 IT (26858) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +26894 clk cpu0 R X9 0000000000092CE0 +26895 clk cpu0 IT (26859) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +26895 clk cpu0 MR1 0004c114:00001004c114_NS 0e +26895 clk cpu0 R X10 000000000000000E +26896 clk cpu0 IT (26860) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +26896 clk cpu0 R X9 0000000000092D18 +26897 clk cpu0 IT (26861) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +26897 clk cpu0 R cpsr 800007c0 +26898 clk cpu0 IT (26862) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +26898 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +26898 clk cpu0 R cpsr 800003c0 +26898 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +26899 clk cpu0 IS (26863) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +26900 clk cpu0 IT (26864) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +26900 clk cpu0 R X9 00000000FFFFFFD8 +26901 clk cpu0 IT (26865) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +26901 clk cpu0 R cpsr a00003c0 +26902 clk cpu0 IT (26866) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +26902 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +26903 clk cpu0 IT (26867) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +26904 clk cpu0 IT (26868) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +26904 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +26904 clk cpu0 R X9 0000000003045830 +26905 clk cpu0 IT (26869) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +26905 clk cpu0 R X8 0000000003045800 +26906 clk cpu0 IT (26870) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +26907 clk cpu0 IT (26871) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +26907 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +26907 clk cpu0 R X0 0000000000000000 +26908 clk cpu0 IT (26872) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +26908 clk cpu0 R X1 000000000000000A +26909 clk cpu0 IT (26873) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +26909 clk cpu0 R X30 0000000000092D48 +26910 clk cpu0 IT (26874) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +26910 clk cpu0 R SP_EL0 0000000003045740 +26911 clk cpu0 IT (26875) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +26911 clk cpu0 R X8 3030303030303030 +26912 clk cpu0 IT (26876) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +26912 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +26912 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +26913 clk cpu0 IT (26877) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +26913 clk cpu0 MW4 03045758:000000845758_NS 30303030 +26914 clk cpu0 IT (26878) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +26915 clk cpu0 IT (26879) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +26915 clk cpu0 R X11 0000000000000000 +26916 clk cpu0 IT (26880) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +26916 clk cpu0 R X8 0000000003029000 +26917 clk cpu0 IT (26881) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +26917 clk cpu0 MR4 03029734:000000829734_NS 00000000 +26917 clk cpu0 R X8 0000000000000000 +26918 clk cpu0 IT (26882) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +26918 clk cpu0 R cpsr 600003c0 +26919 clk cpu0 IT (26883) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +26919 clk cpu0 R X8 0000000000000000 +26920 clk cpu0 IT (26884) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +26920 clk cpu0 R cpsr 800003c0 +26921 clk cpu0 IT (26885) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +26922 clk cpu0 IT (26886) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +26922 clk cpu0 R X9 0000000003045748 +26923 clk cpu0 IT (26887) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +26923 clk cpu0 R X10 0000000006216000 +26924 clk cpu0 IT (26888) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +26924 clk cpu0 MR1 03045748:000000845748_NS 30 +26924 clk cpu0 R X8 0000000000000030 +26925 clk cpu0 IT (26889) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +26925 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26925 clk cpu0 R X9 0000000013000000 +26926 clk cpu0 IT (26890) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26926 clk cpu0 MW1 13000000:000013000000_NS 30 +26927 clk cpu0 IT (26891) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +26927 clk cpu0 R SP_EL0 0000000003045760 +26928 clk cpu0 IT (26892) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +26929 clk cpu0 IT (26893) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +26929 clk cpu0 R X20 000000000004D074 +26930 clk cpu0 IT (26894) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +26931 clk cpu0 IT (26895) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26931 clk cpu0 MR1 0004d074:00001004d074_NS 0a +26931 clk cpu0 R X8 000000000000000A +26932 clk cpu0 IT (26896) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26932 clk cpu0 R cpsr 800003c0 +26933 clk cpu0 IS (26897) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26934 clk cpu0 IS (26898) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26935 clk cpu0 IT (26899) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +26935 clk cpu0 R cpsr 000003c0 +26936 clk cpu0 IT (26900) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +26937 clk cpu0 IT (26901) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +26937 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +26937 clk cpu0 R X9 0000000013000000 +26938 clk cpu0 IT (26902) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +26938 clk cpu0 R X27 000000000004D074 +26939 clk cpu0 IT (26903) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +26939 clk cpu0 R X20 000000000004D075 +TUBE CPU0: >>PF: 0 +26940 clk cpu0 IT (26904) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +26940 clk cpu0 MW1 13000000:000013000000_NS 0a +26941 clk cpu0 IT (26905) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +26941 clk cpu0 MR1 0004d075:00001004d075_NS 00 +26941 clk cpu0 R X8 0000000000000000 +26942 clk cpu0 IT (26906) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +26942 clk cpu0 R cpsr 800003c0 +26943 clk cpu0 IS (26907) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +26944 clk cpu0 IT (26908) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +26945 clk cpu0 IT (26909) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +26946 clk cpu0 IT (26910) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +26946 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d06c +26946 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +26946 clk cpu0 R X19 000000000004D06C +26946 clk cpu0 R X30 000000000009C560 +26947 clk cpu0 IT (26911) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +26947 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +26947 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +26947 clk cpu0 R X20 0000000003008528 +26947 clk cpu0 R X21 0000000000000000 +26948 clk cpu0 IT (26912) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +26948 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +26948 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +26948 clk cpu0 R X22 000000000004D076 +26948 clk cpu0 R X23 000000000004D06C +26949 clk cpu0 IT (26913) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +26949 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +26949 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +26949 clk cpu0 R X24 000000000004D080 +26949 clk cpu0 R X25 0000000006216000 +26950 clk cpu0 IT (26914) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +26950 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +26950 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216040 +26950 clk cpu0 R X26 0000000006216040 +26950 clk cpu0 R X27 0001000100010001 +26951 clk cpu0 IT (26915) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +26951 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +26951 clk cpu0 R X28 FF7FFF7FFF7FFF7F +26952 clk cpu0 IT (26916) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +26952 clk cpu0 R SP_EL0 0000000003045800 +26953 clk cpu0 IT (26917) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +26954 clk cpu0 IT (26918) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +26954 clk cpu0 R X0 0000000000000001 +26955 clk cpu0 IT (26919) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +26955 clk cpu0 R X1 0000000000000000 +26956 clk cpu0 IT (26920) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +26956 clk cpu0 R X2 0000000000000000 +26957 clk cpu0 IT (26921) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +26958 clk cpu0 IT (26922) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +26959 clk cpu0 IT (26923) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +26959 clk cpu0 R X0 0000000003008528 +26960 clk cpu0 IT (26924) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +26960 clk cpu0 R X30 000000000009C57C +26961 clk cpu0 IT (26925) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +26962 clk cpu0 IT (26926) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +26962 clk cpu0 R X8 0000000006216000 +26963 clk cpu0 IT (26927) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26963 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26963 clk cpu0 R X8 0000000000000001 +26964 clk cpu0 IT (26928) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +26964 clk cpu0 R cpsr 800003c0 +26965 clk cpu0 IT (26929) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +26966 clk cpu0 IT (26930) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +26967 clk cpu0 IT (26931) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +26967 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000001 +26967 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b4ac +26967 clk cpu0 R X19 0000000000000001 +26967 clk cpu0 R X30 000000000009B4AC +26968 clk cpu0 IT (26932) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +26968 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +26968 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +26968 clk cpu0 R X20 000000000004D0CC +26968 clk cpu0 R X21 000000000004CF91 +26969 clk cpu0 IT (26933) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +26969 clk cpu0 R SP_EL0 0000000003045890 +26970 clk cpu0 IT (26934) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +26971 clk cpu0 IT (26935) 0009b4ac:00001009b4ac_NS b9400742 O EL0t_n : LDR w2,[x26,#4] +26971 clk cpu0 MR4 06216044:000015216044_NS 00000000 +26971 clk cpu0 R X2 0000000000000000 +26972 clk cpu0 IT (26936) 0009b4b0:00001009b4b0_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +26972 clk cpu0 R X0 0000000000000000 +26973 clk cpu0 IT (26937) 0009b4b4:00001009b4b4_NS aa1803e1 O EL0t_n : MOV x1,x24 +26973 clk cpu0 R X1 000000000004D080 +26974 clk cpu0 IT (26938) 0009b4b8:00001009b4b8_NS 94000405 O EL0t_n : BL 0x9c4cc +26974 clk cpu0 R X30 000000000009B4BC +26975 clk cpu0 IT (26939) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +26975 clk cpu0 R SP_EL0 0000000003045800 +26976 clk cpu0 IT (26940) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +26976 clk cpu0 R X8 0000000006216000 +26977 clk cpu0 IT (26941) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +26977 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +26977 clk cpu0 R X8 0000000000000003 +26978 clk cpu0 IT (26942) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +26978 clk cpu0 MW8 03045870:000000845870_NS 00000000_0004cf91 +26978 clk cpu0 MW8 03045878:000000845878_NS 00000000_0004d0cc +26979 clk cpu0 IT (26943) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +26979 clk cpu0 MW8 03045880:000000845880_NS 00000000_00000001 +26979 clk cpu0 MW8 03045888:000000845888_NS 00000000_0009b4bc +26980 clk cpu0 IT (26944) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +26980 clk cpu0 MW8 03045800:000000845800_NS 00000000_00000000 +26980 clk cpu0 MW8 03045808:000000845808_NS 00000000_00000002 +26981 clk cpu0 IT (26945) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +26981 clk cpu0 R cpsr 200003c0 +26982 clk cpu0 IT (26946) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +26982 clk cpu0 MW8 03045810:000000845810_NS 00000000_00000000 +26982 clk cpu0 MW8 03045818:000000845818_NS 00000000_00000006 +26983 clk cpu0 IT (26947) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +26983 clk cpu0 MW8 03045820:000000845820_NS 00000000_90000000 +26983 clk cpu0 MW8 03045828:000000845828_NS 03ff8000_03ff8000 +26984 clk cpu0 IT (26948) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +26984 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +26984 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000000 +26985 clk cpu0 IT (26949) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +26985 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +26985 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000000 +26986 clk cpu0 IS (26950) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +26987 clk cpu0 IT (26951) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +26987 clk cpu0 R X20 0000000003008000 +26988 clk cpu0 IT (26952) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +26988 clk cpu0 R X20 0000000003008528 +26989 clk cpu0 IT (26953) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +26989 clk cpu0 R X0 0000000003008528 +26990 clk cpu0 IT (26954) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +26990 clk cpu0 R X19 000000000004D080 +26991 clk cpu0 IT (26955) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +26991 clk cpu0 R X30 000000000009C510 +26992 clk cpu0 IT (26956) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +26992 clk cpu0 R X8 0000000006216000 +26993 clk cpu0 IT (26957) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +26993 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +26993 clk cpu0 R X8 0000000000000001 +26994 clk cpu0 IT (26958) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +26994 clk cpu0 R cpsr 800003c0 +26995 clk cpu0 IT (26959) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +26996 clk cpu0 IT (26960) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +26997 clk cpu0 IT (26961) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +26997 clk cpu0 R X9 0000000003045800 +26998 clk cpu0 IT (26962) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +26998 clk cpu0 R X8 00000000FFFFFFD0 +26999 clk cpu0 IT (26963) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +26999 clk cpu0 R X10 0000000003045890 +27000 clk cpu0 IT (26964) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +27000 clk cpu0 R X9 0000000003045830 +27001 clk cpu0 IT (26965) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +27001 clk cpu0 R X0 0000000000000000 +27002 clk cpu0 IT (26966) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +27002 clk cpu0 R X1 0000000000000000 +27003 clk cpu0 IT (26967) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +27003 clk cpu0 R X2 0000000000000000 +27004 clk cpu0 IT (26968) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +27004 clk cpu0 MW8 03045868:000000845868_NS 00000000_ffffffd0 +27005 clk cpu0 IT (26969) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +27005 clk cpu0 MW8 03045850:000000845850_NS 00000000_03045890 +27005 clk cpu0 MW8 03045858:000000845858_NS 00000000_03045830 +27006 clk cpu0 IT (26970) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +27007 clk cpu0 IT (26971) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +27007 clk cpu0 MR8 03045858:000000845858_NS 00000000_03045830 +27007 clk cpu0 MR8 03045860:000000845860_NS 00000000_00000000 +27007 clk cpu0 R X8 0000000000000000 +27007 clk cpu0 R X10 0000000003045830 +27008 clk cpu0 IT (26972) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +27008 clk cpu0 MR8 03045850:000000845850_NS 00000000_03045890 +27008 clk cpu0 R X9 0000000003045890 +27009 clk cpu0 IT (26973) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +27009 clk cpu0 MR8 03045868:000000845868_NS 00000000_ffffffd0 +27009 clk cpu0 R X11 00000000FFFFFFD0 +27010 clk cpu0 IT (26974) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +27010 clk cpu0 R X21 0000000000000000 +27011 clk cpu0 IT (26975) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +27011 clk cpu0 R X1 0000000003045830 +27012 clk cpu0 IT (26976) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +27012 clk cpu0 R X0 000000000004D080 +27013 clk cpu0 IT (26977) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +27013 clk cpu0 MW8 03045838:000000845838_NS 00000000_03045830 +27013 clk cpu0 MW8 03045840:000000845840_NS 00000000_00000000 +27014 clk cpu0 IT (26978) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +27014 clk cpu0 MW8 03045830:000000845830_NS 00000000_03045890 +27015 clk cpu0 IT (26979) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +27015 clk cpu0 MW8 03045848:000000845848_NS 00000000_ffffffd0 +27016 clk cpu0 IT (26980) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +27016 clk cpu0 R X30 000000000009C560 +27017 clk cpu0 IT (26981) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +27017 clk cpu0 R SP_EL0 0000000003045760 +27018 clk cpu0 IT (26982) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +27018 clk cpu0 MW8 030457f0:0000008457f0_NS 00000000_0004d080 +27018 clk cpu0 MW8 030457f8:0000008457f8_NS 00000000_0009c560 +27019 clk cpu0 IT (26983) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +27019 clk cpu0 R X19 0000000003045830 +27020 clk cpu0 IT (26984) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +27020 clk cpu0 R X1 000000000004C000 +27021 clk cpu0 IT (26985) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +27021 clk cpu0 MW8 030457e0:0000008457e0_NS 00000000_00000000 +27021 clk cpu0 MW8 030457e8:0000008457e8_NS 00000000_03008528 +27022 clk cpu0 IT (26986) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +27022 clk cpu0 R X20 000000000004D080 +27023 clk cpu0 IT (26987) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +27023 clk cpu0 R X1 000000000004C00B +27024 clk cpu0 IT (26988) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +27024 clk cpu0 R X0 0000000003045764 +27025 clk cpu0 IT (26989) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +27025 clk cpu0 R X2 000000000000003B +27026 clk cpu0 IT (26990) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +27026 clk cpu0 MW8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +27027 clk cpu0 IT (26991) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +27027 clk cpu0 MW8 030457b0:0000008457b0_NS 00010001_00010001 +27027 clk cpu0 MW8 030457b8:0000008457b8_NS 00000000_06216040 +27028 clk cpu0 IT (26992) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +27028 clk cpu0 MW8 030457c0:0000008457c0_NS 00000000_06216000 +27028 clk cpu0 MW8 030457c8:0000008457c8_NS 00000000_0004d080 +27029 clk cpu0 IT (26993) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +27029 clk cpu0 MW8 030457d0:0000008457d0_NS 00000000_0004d06c +27029 clk cpu0 MW8 030457d8:0000008457d8_NS 00000000_0004d076 +27030 clk cpu0 IT (26994) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +27030 clk cpu0 R X30 0000000000092B80 +27031 clk cpu0 IT (26995) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +27031 clk cpu0 MW8 03045750:000000845750_NS 00000000_03045830 +27031 clk cpu0 MW8 03045758:000000845758_NS 00000000_00092b80 +27031 clk cpu0 R SP_EL0 0000000003045750 +27032 clk cpu0 IT (26996) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +27032 clk cpu0 R X19 0000000003045764 +27033 clk cpu0 IT (26997) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +27033 clk cpu0 R X30 00000000000104DC +27034 clk cpu0 IT (26998) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +27034 clk cpu0 R cpsr 200003c0 +27035 clk cpu0 IS (26999) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +27036 clk cpu0 IT (27000) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +27036 clk cpu0 R cpsr 400003c0 +27037 clk cpu0 IT (27001) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +27038 clk cpu0 IT (27002) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +27038 clk cpu0 R cpsr 000003c0 +27038 clk cpu0 R X10 0000000000000003 +27039 clk cpu0 IS (27003) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +27040 clk cpu0 IT (27004) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +27040 clk cpu0 R X9 0000000000000020 +27041 clk cpu0 IT (27005) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +27041 clk cpu0 R X8 000000000004C008 +27042 clk cpu0 IT (27006) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +27042 clk cpu0 R cpsr 200003c0 +27043 clk cpu0 IT (27007) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +27043 clk cpu0 R X9 0000000000000008 +27044 clk cpu0 IS (27008) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +27045 clk cpu0 IT (27009) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +27045 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +27045 clk cpu0 R X12 000000000A00000A +27046 clk cpu0 IT (27010) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +27046 clk cpu0 R X10 0000000000000018 +27047 clk cpu0 IT (27011) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +27047 clk cpu0 R X11 000000000000003B +27048 clk cpu0 IT (27012) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27048 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +27048 clk cpu0 R X8 000000000004C00C +27048 clk cpu0 R X13 000000006F727245 +27049 clk cpu0 IT (27013) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27049 clk cpu0 R X12 000000000000000A +27050 clk cpu0 IT (27014) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27050 clk cpu0 R X11 0000000000000037 +27051 clk cpu0 IT (27015) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27051 clk cpu0 R cpsr 200003c0 +27052 clk cpu0 IT (27016) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27052 clk cpu0 R X14 0000000072724500 +27053 clk cpu0 IT (27017) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27053 clk cpu0 R X12 000000007272450A +27054 clk cpu0 IT (27018) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27054 clk cpu0 MW4 03045764:000000845764_NS 7272450a +27054 clk cpu0 R X0 0000000003045768 +27055 clk cpu0 IT (27019) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27055 clk cpu0 R X12 000000006F727245 +27056 clk cpu0 IT (27020) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27057 clk cpu0 IT (27021) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27057 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +27057 clk cpu0 R X8 000000000004C010 +27057 clk cpu0 R X13 0000000049203A72 +27058 clk cpu0 IT (27022) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27058 clk cpu0 R X12 000000000000006F +27059 clk cpu0 IT (27023) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27059 clk cpu0 R X11 0000000000000033 +27060 clk cpu0 IT (27024) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27060 clk cpu0 R cpsr 200003c0 +27061 clk cpu0 IT (27025) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27061 clk cpu0 R X14 00000000203A7200 +27062 clk cpu0 IT (27026) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27062 clk cpu0 R X12 00000000203A726F +27063 clk cpu0 IT (27027) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27063 clk cpu0 MW4 03045768:000000845768_NS 203a726f +27063 clk cpu0 R X0 000000000304576C +27064 clk cpu0 IT (27028) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27064 clk cpu0 R X12 0000000049203A72 +27065 clk cpu0 IT (27029) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27066 clk cpu0 IT (27030) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27066 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +27066 clk cpu0 R X8 000000000004C014 +27066 clk cpu0 R X13 0000000067656C6C +27067 clk cpu0 IT (27031) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27067 clk cpu0 R X12 0000000000000049 +27068 clk cpu0 IT (27032) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27068 clk cpu0 R X11 000000000000002F +27069 clk cpu0 IT (27033) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27069 clk cpu0 R cpsr 200003c0 +27070 clk cpu0 IT (27034) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27070 clk cpu0 R X14 00000000656C6C00 +27071 clk cpu0 IT (27035) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27071 clk cpu0 R X12 00000000656C6C49 +27072 clk cpu0 IT (27036) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27072 clk cpu0 MW4 0304576c:00000084576c_NS 656c6c49 +27072 clk cpu0 R X0 0000000003045770 +27073 clk cpu0 IT (27037) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27073 clk cpu0 R X12 0000000067656C6C +27074 clk cpu0 IT (27038) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27075 clk cpu0 IT (27039) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27075 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +27075 clk cpu0 R X8 000000000004C018 +27075 clk cpu0 R X13 0000000066206C61 +27076 clk cpu0 IT (27040) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27076 clk cpu0 R X12 0000000000000067 +27077 clk cpu0 IT (27041) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27077 clk cpu0 R X11 000000000000002B +27078 clk cpu0 IT (27042) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27078 clk cpu0 R cpsr 200003c0 +27079 clk cpu0 IT (27043) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27079 clk cpu0 R X14 00000000206C6100 +27080 clk cpu0 IT (27044) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27080 clk cpu0 R X12 00000000206C6167 +27081 clk cpu0 IT (27045) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27081 clk cpu0 MW4 03045770:000000845770_NS 206c6167 +27081 clk cpu0 R X0 0000000003045774 +27082 clk cpu0 IT (27046) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27082 clk cpu0 R X12 0000000066206C61 +27083 clk cpu0 IT (27047) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27084 clk cpu0 IT (27048) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27084 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +27084 clk cpu0 R X8 000000000004C01C +27084 clk cpu0 R X13 00000000616D726F +27085 clk cpu0 IT (27049) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27085 clk cpu0 R X12 0000000000000066 +27086 clk cpu0 IT (27050) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27086 clk cpu0 R X11 0000000000000027 +27087 clk cpu0 IT (27051) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27087 clk cpu0 R cpsr 200003c0 +27088 clk cpu0 IT (27052) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27088 clk cpu0 R X14 000000006D726F00 +27089 clk cpu0 IT (27053) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27089 clk cpu0 R X12 000000006D726F66 +27090 clk cpu0 IT (27054) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27090 clk cpu0 MW4 03045774:000000845774_NS 6d726f66 +27090 clk cpu0 R X0 0000000003045778 +27091 clk cpu0 IT (27055) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27091 clk cpu0 R X12 00000000616D726F +27092 clk cpu0 IT (27056) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27093 clk cpu0 IT (27057) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27093 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +27093 clk cpu0 R X8 000000000004C020 +27093 clk cpu0 R X13 0000000070732074 +27094 clk cpu0 IT (27058) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27094 clk cpu0 R X12 0000000000000061 +27095 clk cpu0 IT (27059) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27095 clk cpu0 R X11 0000000000000023 +27096 clk cpu0 IT (27060) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27096 clk cpu0 R cpsr 200003c0 +27097 clk cpu0 IT (27061) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27097 clk cpu0 R X14 0000000073207400 +27098 clk cpu0 IT (27062) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27098 clk cpu0 R X12 0000000073207461 +27099 clk cpu0 IT (27063) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27099 clk cpu0 MW4 03045778:000000845778_NS 73207461 +27099 clk cpu0 R X0 000000000304577C +27100 clk cpu0 IT (27064) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27100 clk cpu0 R X12 0000000070732074 +27101 clk cpu0 IT (27065) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27102 clk cpu0 IT (27066) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27102 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +27102 clk cpu0 R X8 000000000004C024 +27102 clk cpu0 R X13 0000000066696365 +27103 clk cpu0 IT (27067) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27103 clk cpu0 R X12 0000000000000070 +27104 clk cpu0 IT (27068) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27104 clk cpu0 R X11 000000000000001F +27105 clk cpu0 IT (27069) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27105 clk cpu0 R cpsr 200003c0 +27106 clk cpu0 IT (27070) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27106 clk cpu0 R X14 0000000069636500 +27107 clk cpu0 IT (27071) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27107 clk cpu0 R X12 0000000069636570 +27108 clk cpu0 IT (27072) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27108 clk cpu0 MW4 0304577c:00000084577c_NS 69636570 +27108 clk cpu0 R X0 0000000003045780 +27109 clk cpu0 IT (27073) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27109 clk cpu0 R X12 0000000066696365 +27110 clk cpu0 IT (27074) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27111 clk cpu0 IT (27075) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27111 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +27111 clk cpu0 R X8 000000000004C028 +27111 clk cpu0 R X13 0000000020726569 +27112 clk cpu0 IT (27076) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27112 clk cpu0 R X12 0000000000000066 +27113 clk cpu0 IT (27077) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27113 clk cpu0 R X11 000000000000001B +27114 clk cpu0 IT (27078) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27114 clk cpu0 R cpsr 200003c0 +27115 clk cpu0 IT (27079) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27115 clk cpu0 R X14 0000000072656900 +27116 clk cpu0 IT (27080) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27116 clk cpu0 R X12 0000000072656966 +27117 clk cpu0 IT (27081) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27117 clk cpu0 MW4 03045780:000000845780_NS 72656966 +27117 clk cpu0 R X0 0000000003045784 +27118 clk cpu0 IT (27082) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27118 clk cpu0 R X12 0000000020726569 +27119 clk cpu0 IT (27083) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27120 clk cpu0 IT (27084) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27120 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +27120 clk cpu0 R X8 000000000004C02C +27120 clk cpu0 R X13 0000000064657375 +27121 clk cpu0 IT (27085) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27121 clk cpu0 R X12 0000000000000020 +27122 clk cpu0 IT (27086) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27122 clk cpu0 R X11 0000000000000017 +27123 clk cpu0 IT (27087) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27123 clk cpu0 R cpsr 200003c0 +27124 clk cpu0 IT (27088) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27124 clk cpu0 R X14 0000000065737500 +27125 clk cpu0 IT (27089) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27125 clk cpu0 R X12 0000000065737520 +27126 clk cpu0 IT (27090) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27126 clk cpu0 MW4 03045784:000000845784_NS 65737520 +27126 clk cpu0 R X0 0000000003045788 +27127 clk cpu0 IT (27091) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27127 clk cpu0 R X12 0000000064657375 +27128 clk cpu0 IT (27092) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27129 clk cpu0 IT (27093) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27129 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +27129 clk cpu0 R X8 000000000004C030 +27129 clk cpu0 R X13 000000005F27203A +27130 clk cpu0 IT (27094) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27130 clk cpu0 R X12 0000000000000064 +27131 clk cpu0 IT (27095) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27131 clk cpu0 R X11 0000000000000013 +27132 clk cpu0 IT (27096) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27132 clk cpu0 R cpsr 200003c0 +27133 clk cpu0 IT (27097) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27133 clk cpu0 R X14 0000000027203A00 +27134 clk cpu0 IT (27098) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27134 clk cpu0 R X12 0000000027203A64 +27135 clk cpu0 IT (27099) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27135 clk cpu0 MW4 03045788:000000845788_NS 27203a64 +27135 clk cpu0 R X0 000000000304578C +27136 clk cpu0 IT (27100) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27136 clk cpu0 R X12 000000005F27203A +27137 clk cpu0 IT (27101) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27138 clk cpu0 IT (27102) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27138 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +27138 clk cpu0 R X8 000000000004C034 +27138 clk cpu0 R X13 0000000045202E27 +27139 clk cpu0 IT (27103) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27139 clk cpu0 R X12 000000000000005F +27140 clk cpu0 IT (27104) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27140 clk cpu0 R X11 000000000000000F +27141 clk cpu0 IT (27105) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27141 clk cpu0 R cpsr 200003c0 +27142 clk cpu0 IT (27106) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27142 clk cpu0 R X14 00000000202E2700 +27143 clk cpu0 IT (27107) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27143 clk cpu0 R X12 00000000202E275F +27144 clk cpu0 IT (27108) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27144 clk cpu0 MW4 0304578c:00000084578c_NS 202e275f +27144 clk cpu0 R X0 0000000003045790 +27145 clk cpu0 IT (27109) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27145 clk cpu0 R X12 0000000045202E27 +27146 clk cpu0 IT (27110) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27147 clk cpu0 IT (27111) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27147 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +27147 clk cpu0 R X8 000000000004C038 +27147 clk cpu0 R X13 000000006E69646E +27148 clk cpu0 IT (27112) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27148 clk cpu0 R X12 0000000000000045 +27149 clk cpu0 IT (27113) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27149 clk cpu0 R X11 000000000000000B +27150 clk cpu0 IT (27114) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27150 clk cpu0 R cpsr 200003c0 +27151 clk cpu0 IT (27115) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27151 clk cpu0 R X14 0000000069646E00 +27152 clk cpu0 IT (27116) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27152 clk cpu0 R X12 0000000069646E45 +27153 clk cpu0 IT (27117) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27153 clk cpu0 MW4 03045790:000000845790_NS 69646e45 +27153 clk cpu0 R X0 0000000003045794 +27154 clk cpu0 IT (27118) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27154 clk cpu0 R X12 000000006E69646E +27155 clk cpu0 IT (27119) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27156 clk cpu0 IT (27120) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27156 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +27156 clk cpu0 R X8 000000000004C03C +27156 clk cpu0 R X13 0000000065542067 +27157 clk cpu0 IT (27121) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27157 clk cpu0 R X12 000000000000006E +27158 clk cpu0 IT (27122) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27158 clk cpu0 R X11 0000000000000007 +27159 clk cpu0 IT (27123) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27159 clk cpu0 R cpsr 200003c0 +27160 clk cpu0 IT (27124) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27160 clk cpu0 R X14 0000000054206700 +27161 clk cpu0 IT (27125) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27161 clk cpu0 R X12 000000005420676E +27162 clk cpu0 IT (27126) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27162 clk cpu0 MW4 03045794:000000845794_NS 5420676e +27162 clk cpu0 R X0 0000000003045798 +27163 clk cpu0 IT (27127) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27163 clk cpu0 R X12 0000000065542067 +27164 clk cpu0 IT (27128) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27165 clk cpu0 IT (27129) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27165 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +27165 clk cpu0 R X8 000000000004C040 +27165 clk cpu0 R X13 000000000A2E7473 +27166 clk cpu0 IT (27130) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27166 clk cpu0 R X12 0000000000000065 +27167 clk cpu0 IT (27131) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27167 clk cpu0 R X11 0000000000000003 +27168 clk cpu0 IT (27132) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27168 clk cpu0 R cpsr 600003c0 +27169 clk cpu0 IT (27133) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27169 clk cpu0 R X14 000000002E747300 +27170 clk cpu0 IT (27134) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27170 clk cpu0 R X12 000000002E747365 +27171 clk cpu0 IT (27135) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27171 clk cpu0 MW4 03045798:000000845798_NS 2e747365 +27171 clk cpu0 R X0 000000000304579C +27172 clk cpu0 IT (27136) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27172 clk cpu0 R X12 000000000A2E7473 +27173 clk cpu0 IS (27137) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27174 clk cpu0 IT (27138) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +27174 clk cpu0 R X2 0000000000000003 +27175 clk cpu0 IT (27139) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +27175 clk cpu0 R X9 0000000000000001 +27176 clk cpu0 IT (27140) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +27176 clk cpu0 R X8 000000000004C03F +27177 clk cpu0 IT (27141) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +27177 clk cpu0 R X1 000000000004C043 +27178 clk cpu0 IT (27142) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +27178 clk cpu0 R cpsr 200003c0 +27179 clk cpu0 IS (27143) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +27180 clk cpu0 IT (27144) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +27180 clk cpu0 MR1 0004c043:00001004c043_NS 0a +27180 clk cpu0 R X8 000000000000000A +27181 clk cpu0 IT (27145) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +27181 clk cpu0 MW1 0304579c:00000084579c_NS 0a +27182 clk cpu0 IS (27146) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +27183 clk cpu0 IT (27147) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +27183 clk cpu0 MR1 0004c044:00001004c044_NS 00 +27183 clk cpu0 R X8 0000000000000000 +27184 clk cpu0 IT (27148) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +27184 clk cpu0 R cpsr 600003c0 +27185 clk cpu0 IT (27149) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +27185 clk cpu0 MW1 0304579d:00000084579d_NS 00 +27186 clk cpu0 IS (27150) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +27187 clk cpu0 IT (27151) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +27187 clk cpu0 MR1 0004c045:00001004c045_NS 00 +27187 clk cpu0 R X8 0000000000000000 +27188 clk cpu0 IT (27152) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +27188 clk cpu0 MW1 0304579e:00000084579e_NS 00 +27189 clk cpu0 IT (27153) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +27190 clk cpu0 IT (27154) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +27190 clk cpu0 R X0 0000000003045764 +27191 clk cpu0 IT (27155) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +27191 clk cpu0 MR8 03045750:000000845750_NS 00000000_03045830 +27191 clk cpu0 MR8 03045758:000000845758_NS 00000000_00092b80 +27191 clk cpu0 R SP_EL0 0000000003045760 +27191 clk cpu0 R X19 0000000003045830 +27191 clk cpu0 R X30 0000000000092B80 +27192 clk cpu0 IT (27156) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +27193 clk cpu0 IT (27157) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +27193 clk cpu0 R X22 000000000004C000 +27194 clk cpu0 IT (27158) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +27194 clk cpu0 R X23 000000000004C000 +27195 clk cpu0 IT (27159) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +27195 clk cpu0 R X26 0000000000000000 +27196 clk cpu0 IT (27160) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +27196 clk cpu0 R X21 0000000003029000 +27197 clk cpu0 IT (27161) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +27197 clk cpu0 R X22 000000000004C108 +27198 clk cpu0 IT (27162) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +27198 clk cpu0 R X23 000000000004C129 +27199 clk cpu0 IT (27163) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +27199 clk cpu0 R X24 0000000003041000 +27200 clk cpu0 IT (27164) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +27200 clk cpu0 R X25 0000000006216000 +27201 clk cpu0 IT (27165) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +27202 clk cpu0 IT (27166) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27202 clk cpu0 MR1 0004d080:00001004d080_NS 3e +27202 clk cpu0 R X8 000000000000003E +27203 clk cpu0 IT (27167) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27203 clk cpu0 R cpsr 200003c0 +27204 clk cpu0 IS (27168) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27205 clk cpu0 IS (27169) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27206 clk cpu0 IT (27170) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27206 clk cpu0 R cpsr 400003c0 +27207 clk cpu0 IS (27171) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27208 clk cpu0 IT (27172) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +27208 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +27208 clk cpu0 R X8 0000000000000000 +27209 clk cpu0 IT (27173) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +27209 clk cpu0 MR8 0004d080:00001004d080_NS 6425203a_53503e3e +27209 clk cpu0 R X0 6425203A53503E3E +27210 clk cpu0 IT (27174) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +27210 clk cpu0 R cpsr 800003c0 +27211 clk cpu0 IT (27175) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +27212 clk cpu0 IT (27176) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +27212 clk cpu0 R X27 0000000000000000 +27213 clk cpu0 IT (27177) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +27213 clk cpu0 R X28 000000000004D080 +27214 clk cpu0 IT (27178) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +27214 clk cpu0 R X8 00000000FFFFFFF8 +27215 clk cpu0 IT (27179) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27215 clk cpu0 R cpsr 000003c0 +27215 clk cpu0 R X9 000000000000003E +27216 clk cpu0 IS (27180) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27217 clk cpu0 IT (27181) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27217 clk cpu0 R cpsr 200003c0 +27218 clk cpu0 IS (27182) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27219 clk cpu0 IT (27183) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27219 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27219 clk cpu0 R X9 0000000013000000 +27220 clk cpu0 IT (27184) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27220 clk cpu0 R cpsr 800003c0 +27220 clk cpu0 R X8 00000000FFFFFFF9 +27221 clk cpu0 IT (27185) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27221 clk cpu0 MW1 13000000:000013000000_NS 3e +27222 clk cpu0 IT (27186) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27222 clk cpu0 R X0 006425203A53503E +27223 clk cpu0 IT (27187) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27224 clk cpu0 IT (27188) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27224 clk cpu0 R cpsr 000003c0 +27224 clk cpu0 R X9 000000000000003E +27225 clk cpu0 IS (27189) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27226 clk cpu0 IT (27190) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27226 clk cpu0 R cpsr 200003c0 +27227 clk cpu0 IS (27191) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27228 clk cpu0 IT (27192) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27228 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27228 clk cpu0 R X9 0000000013000000 +27229 clk cpu0 IT (27193) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27229 clk cpu0 R cpsr 800003c0 +27229 clk cpu0 R X8 00000000FFFFFFFA +27230 clk cpu0 IT (27194) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27230 clk cpu0 MW1 13000000:000013000000_NS 3e +27231 clk cpu0 IT (27195) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27231 clk cpu0 R X0 00006425203A5350 +27232 clk cpu0 IT (27196) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27233 clk cpu0 IT (27197) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27233 clk cpu0 R cpsr 000003c0 +27233 clk cpu0 R X9 0000000000000050 +27234 clk cpu0 IS (27198) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27235 clk cpu0 IT (27199) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27235 clk cpu0 R cpsr 200003c0 +27236 clk cpu0 IS (27200) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27237 clk cpu0 IT (27201) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27237 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27237 clk cpu0 R X9 0000000013000000 +27238 clk cpu0 IT (27202) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27238 clk cpu0 R cpsr 800003c0 +27238 clk cpu0 R X8 00000000FFFFFFFB +27239 clk cpu0 IT (27203) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27239 clk cpu0 MW1 13000000:000013000000_NS 50 +27240 clk cpu0 IT (27204) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27240 clk cpu0 R X0 0000006425203A53 +27241 clk cpu0 IT (27205) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27242 clk cpu0 IT (27206) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27242 clk cpu0 R cpsr 000003c0 +27242 clk cpu0 R X9 0000000000000053 +27243 clk cpu0 IS (27207) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27244 clk cpu0 IT (27208) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27244 clk cpu0 R cpsr 200003c0 +27245 clk cpu0 IS (27209) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27246 clk cpu0 IT (27210) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27246 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27246 clk cpu0 R X9 0000000013000000 +27247 clk cpu0 IT (27211) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27247 clk cpu0 R cpsr 800003c0 +27247 clk cpu0 R X8 00000000FFFFFFFC +27248 clk cpu0 IT (27212) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27248 clk cpu0 MW1 13000000:000013000000_NS 53 +27249 clk cpu0 IT (27213) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27249 clk cpu0 R X0 000000006425203A +27250 clk cpu0 IT (27214) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27251 clk cpu0 IT (27215) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27251 clk cpu0 R cpsr 000003c0 +27251 clk cpu0 R X9 000000000000003A +27252 clk cpu0 IS (27216) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27253 clk cpu0 IT (27217) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27253 clk cpu0 R cpsr 200003c0 +27254 clk cpu0 IS (27218) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27255 clk cpu0 IT (27219) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27255 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27255 clk cpu0 R X9 0000000013000000 +27256 clk cpu0 IT (27220) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27256 clk cpu0 R cpsr 800003c0 +27256 clk cpu0 R X8 00000000FFFFFFFD +27257 clk cpu0 IT (27221) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27257 clk cpu0 MW1 13000000:000013000000_NS 3a +27258 clk cpu0 IT (27222) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27258 clk cpu0 R X0 0000000000642520 +27259 clk cpu0 IT (27223) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27260 clk cpu0 IT (27224) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27260 clk cpu0 R cpsr 000003c0 +27260 clk cpu0 R X9 0000000000000020 +27261 clk cpu0 IS (27225) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27262 clk cpu0 IT (27226) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27262 clk cpu0 R cpsr 800003c0 +27263 clk cpu0 IS (27227) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27264 clk cpu0 IT (27228) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27264 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27264 clk cpu0 R X9 0000000013000000 +27265 clk cpu0 IT (27229) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27265 clk cpu0 R cpsr 800003c0 +27265 clk cpu0 R X8 00000000FFFFFFFE +27266 clk cpu0 IT (27230) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27266 clk cpu0 MW1 13000000:000013000000_NS 20 +27267 clk cpu0 IT (27231) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27267 clk cpu0 R X0 0000000000006425 +27268 clk cpu0 IT (27232) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27269 clk cpu0 IT (27233) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27269 clk cpu0 R cpsr 000003c0 +27269 clk cpu0 R X9 0000000000000025 +27270 clk cpu0 IS (27234) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27271 clk cpu0 IT (27235) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27271 clk cpu0 R cpsr 600003c0 +27272 clk cpu0 IT (27236) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27273 clk cpu0 IT (27237) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +27273 clk cpu0 R X8 00000000FFFFFFFE +27274 clk cpu0 IT (27238) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +27274 clk cpu0 R X9 0000000000000005 +27275 clk cpu0 IT (27239) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +27275 clk cpu0 R X9 000000000004D085 +27276 clk cpu0 IT (27240) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +27276 clk cpu0 R cpsr 200003c0 +27277 clk cpu0 IT (27241) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +27277 clk cpu0 R X27 000000000004D085 +27278 clk cpu0 IT (27242) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +27278 clk cpu0 R X20 000000000004D086 +27279 clk cpu0 IT (27243) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +27280 clk cpu0 IT (27244) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27280 clk cpu0 MR1 0004d086:00001004d086_NS 25 +27280 clk cpu0 R X8 0000000000000025 +27281 clk cpu0 IT (27245) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27281 clk cpu0 R cpsr 600003c0 +27282 clk cpu0 IT (27246) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27283 clk cpu0 IT (27247) 00092c30:000010092c30_NS b90736bf O EL0t_n : STR wzr,[x21,#0x734] +27283 clk cpu0 MW4 03029734:000000829734_NS 00000000 +27284 clk cpu0 IT (27248) 00092c34:000010092c34_NS aa1403fb O EL0t_n : MOV x27,x20 +27284 clk cpu0 R X27 000000000004D086 +27285 clk cpu0 IT (27249) 00092c38:000010092c38_NS 38401f7c O EL0t_n : LDRB w28,[x27,#1]! +27285 clk cpu0 MR1 0004d087:00001004d087_NS 64 +27285 clk cpu0 R X27 000000000004D087 +27285 clk cpu0 R X28 0000000000000064 +27286 clk cpu0 IT (27250) 00092c3c:000010092c3c_NS 7100c39f O EL0t_n : CMP w28,#0x30 +27286 clk cpu0 R cpsr 200003c0 +27287 clk cpu0 IS (27251) 00092c40:000010092c40_NS 54000060 O EL0t_n : B.EQ 0x92c4c +27288 clk cpu0 IT (27252) 00092c44:000010092c44_NS 3500041c O EL0t_n : CBNZ w28,0x92cc4 +27289 clk cpu0 IT (27253) 00092cc4:000010092cc4_NS 51016388 O EL0t_n : SUB w8,w28,#0x58 +27289 clk cpu0 R X8 000000000000000C +27290 clk cpu0 IT (27254) 00092cc8:000010092cc8_NS 7100811f O EL0t_n : CMP w8,#0x20 +27290 clk cpu0 R cpsr 800003c0 +27291 clk cpu0 IS (27255) 00092ccc:000010092ccc_NS 54000b48 O EL0t_n : B.HI 0x92e34 +27292 clk cpu0 IT (27256) 00092cd0:000010092cd0_NS 10000089 O EL0t_n : ADR x9,0x92ce0 +27292 clk cpu0 R X9 0000000000092CE0 +27293 clk cpu0 IT (27257) 00092cd4:000010092cd4_NS 38686aca O EL0t_n : LDRB w10,[x22,x8] +27293 clk cpu0 MR1 0004c114:00001004c114_NS 0e +27293 clk cpu0 R X10 000000000000000E +27294 clk cpu0 IT (27258) 00092cd8:000010092cd8_NS 8b0a0929 O EL0t_n : ADD x9,x9,x10,LSL #2 +27294 clk cpu0 R X9 0000000000092D18 +27295 clk cpu0 IT (27259) 00092cdc:000010092cdc_NS d61f0120 O EL0t_n : BR x9 +27295 clk cpu0 R cpsr 800007c0 +27296 clk cpu0 IT (27260) 00092d18:000010092d18_NS b9801a68 O EL0t_n : LDRSW x8,[x19,#0x18] +27296 clk cpu0 MR4 03045848:000000845848_NS ffffffd0 +27296 clk cpu0 R cpsr 800003c0 +27296 clk cpu0 R X8 FFFFFFFFFFFFFFD0 +27297 clk cpu0 IS (27261) 00092d1c:000010092d1c_NS 36f800a8 O EL0t_n : TBZ w8,#31,0x92d30 +27298 clk cpu0 IT (27262) 00092d20:000010092d20_NS 11002109 O EL0t_n : ADD w9,w8,#8 +27298 clk cpu0 R X9 00000000FFFFFFD8 +27299 clk cpu0 IT (27263) 00092d24:000010092d24_NS 7100013f O EL0t_n : CMP w9,#0 +27299 clk cpu0 R cpsr a00003c0 +27300 clk cpu0 IT (27264) 00092d28:000010092d28_NS b9001a69 O EL0t_n : STR w9,[x19,#0x18] +27300 clk cpu0 MW4 03045848:000000845848_NS ffffffd8 +27301 clk cpu0 IT (27265) 00092d2c:000010092d2c_NS 5400112d O EL0t_n : B.LE 0x92f50 +27302 clk cpu0 IT (27266) 00092f50:000010092f50_NS f9400669 O EL0t_n : LDR x9,[x19,#8] +27302 clk cpu0 MR8 03045838:000000845838_NS 00000000_03045830 +27302 clk cpu0 R X9 0000000003045830 +27303 clk cpu0 IT (27267) 00092f54:000010092f54_NS 8b080128 O EL0t_n : ADD x8,x9,x8 +27303 clk cpu0 R X8 0000000003045800 +27304 clk cpu0 IT (27268) 00092f58:000010092f58_NS 17ffff79 O EL0t_n : B 0x92d3c +27305 clk cpu0 IT (27269) 00092d3c:000010092d3c_NS f9400100 O EL0t_n : LDR x0,[x8,#0] +27305 clk cpu0 MR8 03045800:000000845800_NS 00000000_00000000 +27305 clk cpu0 R X0 0000000000000000 +27306 clk cpu0 IT (27270) 00092d40:000010092d40_NS 52800141 O EL0t_n : MOV w1,#0xa +27306 clk cpu0 R X1 000000000000000A +27307 clk cpu0 IT (27271) 00092d44:000010092d44_NS 94000a4a O EL0t_n : BL 0x9566c +27307 clk cpu0 R X30 0000000000092D48 +27308 clk cpu0 IT (27272) 0009566c:00001009566c_NS d10083ff O EL0t_n : SUB sp,sp,#0x20 +27308 clk cpu0 R SP_EL0 0000000003045740 +27309 clk cpu0 IT (27273) 00095670:000010095670_NS b204c7e8 O EL0t_n : ORR x8,xzr,#0x3030303030303030 +27309 clk cpu0 R X8 3030303030303030 +27310 clk cpu0 IT (27274) 00095674:000010095674_NS a900a3e8 O EL0t_n : STP x8,x8,[sp,#8] +27310 clk cpu0 MW8 03045748:000000845748_NS 30303030_30303030 +27310 clk cpu0 MW8 03045750:000000845750_NS 30303030_30303030 +27311 clk cpu0 IT (27275) 00095678:000010095678_NS b9001be8 O EL0t_n : STR w8,[sp,#0x18] +27311 clk cpu0 MW4 03045758:000000845758_NS 30303030 +27312 clk cpu0 IT (27276) 0009567c:00001009567c_NS b4000220 O EL0t_n : CBZ x0,0x956c0 +27313 clk cpu0 IT (27277) 000956c0:0000100956c0_NS 2a1f03eb O EL0t_n : MOV w11,wzr +27313 clk cpu0 R X11 0000000000000000 +27314 clk cpu0 IT (27278) 000956c4:0000100956c4_NS 90017ca8 O EL0t_n : ADRP x8,0x30296c4 +27314 clk cpu0 R X8 0000000003029000 +27315 clk cpu0 IT (27279) 000956c8:0000100956c8_NS b9473508 O EL0t_n : LDR w8,[x8,#0x734] +27315 clk cpu0 MR4 03029734:000000829734_NS 00000000 +27315 clk cpu0 R X8 0000000000000000 +27316 clk cpu0 IT (27280) 000956cc:0000100956cc_NS 6b0b011f O EL0t_n : CMP w8,w11 +27316 clk cpu0 R cpsr 600003c0 +27317 clk cpu0 IT (27281) 000956d0:0000100956d0_NS 1a8bc108 O EL0t_n : CSEL w8,w8,w11,GT +27317 clk cpu0 R X8 0000000000000000 +27318 clk cpu0 IT (27282) 000956d4:0000100956d4_NS 7100051f O EL0t_n : CMP w8,#1 +27318 clk cpu0 R cpsr 800003c0 +27319 clk cpu0 IT (27283) 000956d8:0000100956d8_NS 540001ab O EL0t_n : B.LT 0x9570c +27320 clk cpu0 IT (27284) 0009570c:00001009570c_NS 910023e9 O EL0t_n : ADD x9,sp,#8 +27320 clk cpu0 R X9 0000000003045748 +27321 clk cpu0 IT (27285) 00095710:000010095710_NS b0030c0a O EL0t_n : ADRP x10,0x6216710 +27321 clk cpu0 R X10 0000000006216000 +27322 clk cpu0 IT (27286) 00095714:000010095714_NS 38684928 O EL0t_n : LDRB w8,[x9,w8,UXTW] +27322 clk cpu0 MR1 03045748:000000845748_NS 30 +27322 clk cpu0 R X8 0000000000000030 +27323 clk cpu0 IT (27287) 00095718:000010095718_NS f9407149 O EL0t_n : LDR x9,[x10,#0xe0] +27323 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27323 clk cpu0 R X9 0000000013000000 +27324 clk cpu0 IT (27288) 0009571c:00001009571c_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27324 clk cpu0 MW1 13000000:000013000000_NS 30 +27325 clk cpu0 IT (27289) 00095720:000010095720_NS 910083ff O EL0t_n : ADD sp,sp,#0x20 +27325 clk cpu0 R SP_EL0 0000000003045760 +27326 clk cpu0 IT (27290) 00095724:000010095724_NS d65f03c0 O EL0t_n : RET +27327 clk cpu0 IT (27291) 00092d48:000010092d48_NS 91000774 O EL0t_n : ADD x20,x27,#1 +27327 clk cpu0 R X20 000000000004D088 +27328 clk cpu0 IT (27292) 00092d4c:000010092d4c_NS 17ffff9a O EL0t_n : B 0x92bb4 +27329 clk cpu0 IT (27293) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27329 clk cpu0 MR1 0004d088:00001004d088_NS 0a +27329 clk cpu0 R X8 000000000000000A +27330 clk cpu0 IT (27294) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27330 clk cpu0 R cpsr 800003c0 +27331 clk cpu0 IS (27295) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27332 clk cpu0 IS (27296) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27333 clk cpu0 IT (27297) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27333 clk cpu0 R cpsr 400003c0 +27334 clk cpu0 IS (27298) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27335 clk cpu0 IT (27299) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +27335 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +27335 clk cpu0 R X8 0000000000000000 +27336 clk cpu0 IT (27300) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +27336 clk cpu0 MR8 0004d088:00001004d088_NS 4b535f47_534d000a +27336 clk cpu0 R X0 4B535F47534D000A +27337 clk cpu0 IT (27301) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +27337 clk cpu0 R cpsr 800003c0 +27338 clk cpu0 IT (27302) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +27339 clk cpu0 IT (27303) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +27339 clk cpu0 R X27 0000000000000000 +27340 clk cpu0 IT (27304) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +27340 clk cpu0 R X28 000000000004D088 +27341 clk cpu0 IT (27305) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +27341 clk cpu0 R X8 00000000FFFFFFF8 +27342 clk cpu0 IT (27306) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27342 clk cpu0 R cpsr 000003c0 +27342 clk cpu0 R X9 000000000000000A +27343 clk cpu0 IS (27307) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27344 clk cpu0 IT (27308) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27344 clk cpu0 R cpsr 800003c0 +27345 clk cpu0 IS (27309) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27346 clk cpu0 IT (27310) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27346 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27346 clk cpu0 R X9 0000000013000000 +27347 clk cpu0 IT (27311) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27347 clk cpu0 R cpsr 800003c0 +27347 clk cpu0 R X8 00000000FFFFFFF9 +TUBE CPU0: >>PS: 0 +27348 clk cpu0 IT (27312) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27348 clk cpu0 MW1 13000000:000013000000_NS 0a +27349 clk cpu0 IT (27313) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27349 clk cpu0 R X0 004B535F47534D00 +27350 clk cpu0 IT (27314) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27351 clk cpu0 IT (27315) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27351 clk cpu0 R cpsr 400003c0 +27351 clk cpu0 R X9 0000000000000000 +27352 clk cpu0 IT (27316) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27353 clk cpu0 IT (27317) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +27353 clk cpu0 R X8 00000000FFFFFFF9 +27354 clk cpu0 IT (27318) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +27354 clk cpu0 R X9 0000000000000000 +27355 clk cpu0 IT (27319) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +27355 clk cpu0 R X9 000000000004D088 +27356 clk cpu0 IT (27320) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +27356 clk cpu0 R cpsr 200003c0 +27357 clk cpu0 IT (27321) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +27357 clk cpu0 R X27 000000000004D088 +27358 clk cpu0 IT (27322) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +27358 clk cpu0 R X20 000000000004D089 +27359 clk cpu0 IT (27323) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +27360 clk cpu0 IT (27324) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27360 clk cpu0 MR1 0004d089:00001004d089_NS 00 +27360 clk cpu0 R X8 0000000000000000 +27361 clk cpu0 IT (27325) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27361 clk cpu0 R cpsr 800003c0 +27362 clk cpu0 IS (27326) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27363 clk cpu0 IT (27327) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27364 clk cpu0 IT (27328) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +27365 clk cpu0 IT (27329) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +27365 clk cpu0 MR8 030457f0:0000008457f0_NS 00000000_0004d080 +27365 clk cpu0 MR8 030457f8:0000008457f8_NS 00000000_0009c560 +27365 clk cpu0 R X19 000000000004D080 +27365 clk cpu0 R X30 000000000009C560 +27366 clk cpu0 IT (27330) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +27366 clk cpu0 MR8 030457e0:0000008457e0_NS 00000000_00000000 +27366 clk cpu0 MR8 030457e8:0000008457e8_NS 00000000_03008528 +27366 clk cpu0 R X20 0000000003008528 +27366 clk cpu0 R X21 0000000000000000 +27367 clk cpu0 IT (27331) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +27367 clk cpu0 MR8 030457d0:0000008457d0_NS 00000000_0004d06c +27367 clk cpu0 MR8 030457d8:0000008457d8_NS 00000000_0004d076 +27367 clk cpu0 R X22 000000000004D076 +27367 clk cpu0 R X23 000000000004D06C +27368 clk cpu0 IT (27332) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +27368 clk cpu0 MR8 030457c0:0000008457c0_NS 00000000_06216000 +27368 clk cpu0 MR8 030457c8:0000008457c8_NS 00000000_0004d080 +27368 clk cpu0 R X24 000000000004D080 +27368 clk cpu0 R X25 0000000006216000 +27369 clk cpu0 IT (27333) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +27369 clk cpu0 MR8 030457b0:0000008457b0_NS 00010001_00010001 +27369 clk cpu0 MR8 030457b8:0000008457b8_NS 00000000_06216040 +27369 clk cpu0 R X26 0000000006216040 +27369 clk cpu0 R X27 0001000100010001 +27370 clk cpu0 IT (27334) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +27370 clk cpu0 MR8 030457a0:0000008457a0_NS ff7fff7f_ff7fff7f +27370 clk cpu0 R X28 FF7FFF7FFF7FFF7F +27371 clk cpu0 IT (27335) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +27371 clk cpu0 R SP_EL0 0000000003045800 +27372 clk cpu0 IT (27336) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +27373 clk cpu0 IT (27337) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +27373 clk cpu0 R X0 0000000000000001 +27374 clk cpu0 IT (27338) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +27374 clk cpu0 R X1 0000000000000000 +27375 clk cpu0 IT (27339) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +27375 clk cpu0 R X2 0000000000000000 +27376 clk cpu0 IT (27340) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +27377 clk cpu0 IT (27341) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +27378 clk cpu0 IT (27342) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +27378 clk cpu0 R X0 0000000003008528 +27379 clk cpu0 IT (27343) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +27379 clk cpu0 R X30 000000000009C57C +27380 clk cpu0 IT (27344) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +27381 clk cpu0 IT (27345) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +27381 clk cpu0 R X8 0000000006216000 +27382 clk cpu0 IT (27346) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27382 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27382 clk cpu0 R X8 0000000000000001 +27383 clk cpu0 IT (27347) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +27383 clk cpu0 R cpsr 800003c0 +27384 clk cpu0 IT (27348) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +27385 clk cpu0 IT (27349) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +27386 clk cpu0 IT (27350) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +27386 clk cpu0 MR8 03045880:000000845880_NS 00000000_00000001 +27386 clk cpu0 MR8 03045888:000000845888_NS 00000000_0009b4bc +27386 clk cpu0 R X19 0000000000000001 +27386 clk cpu0 R X30 000000000009B4BC +27387 clk cpu0 IT (27351) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +27387 clk cpu0 MR8 03045870:000000845870_NS 00000000_0004cf91 +27387 clk cpu0 MR8 03045878:000000845878_NS 00000000_0004d0cc +27387 clk cpu0 R X20 000000000004D0CC +27387 clk cpu0 R X21 000000000004CF91 +27388 clk cpu0 IT (27352) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +27388 clk cpu0 R SP_EL0 0000000003045890 +27389 clk cpu0 IT (27353) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +27390 clk cpu0 IT (27354) 0009b4bc:00001009b4bc_NS b9405328 O EL0t_n : LDR w8,[x25,#0x50] +27390 clk cpu0 MR4 06216050:000015216050_NS 00000002 +27390 clk cpu0 R X8 0000000000000002 +27391 clk cpu0 IT (27355) 0009b4c0:00001009b4c0_NS 91000673 O EL0t_n : ADD x19,x19,#1 +27391 clk cpu0 R X19 0000000000000002 +27392 clk cpu0 IT (27356) 0009b4c4:00001009b4c4_NS 9100335a O EL0t_n : ADD x26,x26,#0xc +27392 clk cpu0 R X26 000000000621604C +27393 clk cpu0 IT (27357) 0009b4c8:00001009b4c8_NS eb08027f O EL0t_n : CMP x19,x8 +27393 clk cpu0 R cpsr 600003c0 +27394 clk cpu0 IS (27358) 0009b4cc:00001009b4cc_NS 54fffd23 O EL0t_n : B.CC 0x9b470 +27395 clk cpu0 IT (27359) 0009b4d0:00001009b4d0_NS 17ffffcc O EL0t_n : B 0x9b400 +27396 clk cpu0 IT (27360) 0009b400:00001009b400_NS a9457bfd O EL0t_n : LDP x29,x30,[sp,#0x50] +27396 clk cpu0 MR8 030458e0:0000008458e0_NS ffffffff_fe00000f +27396 clk cpu0 MR8 030458e8:0000008458e8_NS 00000000_0009d85c +27396 clk cpu0 R X29 FFFFFFFFFE00000F +27396 clk cpu0 R X30 000000000009D85C +27397 clk cpu0 IT (27361) 0009b404:00001009b404_NS a9444ff4 O EL0t_n : LDP x20,x19,[sp,#0x40] +27397 clk cpu0 MR8 030458d0:0000008458d0_NS ff83ff83_ff83ff83 +27397 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_062160a2 +27397 clk cpu0 R X19 00000000062160A2 +27397 clk cpu0 R X20 FF83FF83FF83FF83 +27398 clk cpu0 IT (27362) 0009b408:00001009b408_NS a94357f6 O EL0t_n : LDP x22,x21,[sp,#0x30] +27398 clk cpu0 MR8 030458c0:0000008458c0_NS 00000000_90000000 +27398 clk cpu0 MR8 030458c8:0000008458c8_NS 00000000_02f00028 +27398 clk cpu0 R X21 0000000002F00028 +27398 clk cpu0 R X22 0000000090000000 +27399 clk cpu0 IT (27363) 0009b40c:00001009b40c_NS a9425ff8 O EL0t_n : LDP x24,x23,[sp,#0x20] +27399 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_00007c00 +27399 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_00000000 +27399 clk cpu0 R X23 0000000000000000 +27399 clk cpu0 R X24 0000000000007C00 +27400 clk cpu0 IT (27364) 0009b410:00001009b410_NS a94167fa O EL0t_n : LDP x26,x25,[sp,#0x10] +27400 clk cpu0 MR8 030458a0:0000008458a0_NS ffe000ff_ffe000ff +27400 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_0000003c +27400 clk cpu0 R X25 000000000000003C +27400 clk cpu0 R X26 FFE000FFFFE000FF +27401 clk cpu0 IT (27365) 0009b414:00001009b414_NS a8c66ffc O EL0t_n : LDP x28,x27,[sp],#0x60 +27401 clk cpu0 MR8 03045890:000000845890_NS ff7fff7f_ff7fff7f +27401 clk cpu0 MR8 03045898:000000845898_NS 00010001_00010001 +27401 clk cpu0 R SP_EL0 00000000030458F0 +27401 clk cpu0 R X27 0001000100010001 +27401 clk cpu0 R X28 FF7FFF7FFF7FFF7F +27402 clk cpu0 IT (27366) 0009b418:00001009b418_NS d65f03c0 O EL0t_n : RET +27403 clk cpu0 IT (27367) 0009d85c:00001009d85c_NS aa1303e0 O EL0t_n : MOV x0,x19 +27403 clk cpu0 R X0 00000000062160A2 +27404 clk cpu0 IT (27368) 0009d860:00001009d860_NS 97fff876 O EL0t_n : BL 0x9ba38 +27404 clk cpu0 R X30 000000000009D864 +27405 clk cpu0 IT (27369) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +27406 clk cpu0 IT (27370) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +27406 clk cpu0 R X8 0000000006216000 +27407 clk cpu0 IT (27371) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27407 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27407 clk cpu0 R X8 0000000000000001 +27408 clk cpu0 IT (27372) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +27408 clk cpu0 R cpsr 800003c0 +27409 clk cpu0 IT (27373) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +27410 clk cpu0 IT (27374) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +27411 clk cpu0 IT (27375) 0009d864:00001009d864_NS 97ffe95a O EL0t_n : BL 0x97dcc +27411 clk cpu0 R X30 000000000009D868 +27411 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01ef ALLOC 0x000010097dc0_NS +27411 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f70 ALLOC 0x000010097dc0_NS +27412 clk cpu0 IT (27376) 00097dcc:000010097dcc_NS f81f0ffe O EL0t_n : STR x30,[sp,#-0x10]! +27412 clk cpu0 MW8 030458e0:0000008458e0_NS 00000000_0009d868 +27412 clk cpu0 R SP_EL0 00000000030458E0 +27413 clk cpu0 IT (27377) 00097dd0:000010097dd0_NS d0017c88 O EL0t_n : ADRP x8,0x3029dd0 +27413 clk cpu0 R X8 0000000003029000 +27414 clk cpu0 IT (27378) 00097dd4:000010097dd4_NS b9473109 O EL0t_n : LDR w9,[x8,#0x730] +27414 clk cpu0 MR4 03029730:000000829730_NS 00000001 +27414 clk cpu0 R X9 0000000000000001 +27415 clk cpu0 IT (27379) 00097dd8:000010097dd8_NS 7100053f O EL0t_n : CMP w9,#1 +27415 clk cpu0 R cpsr 600003c0 +27416 clk cpu0 IS (27380) 00097ddc:000010097ddc_NS 540001e1 O EL0t_n : B.NE 0x97e18 +27417 clk cpu0 IT (27381) 00097de0:000010097de0_NS f0030be9 O EL0t_n : ADRP x9,0x6216de0 +27417 clk cpu0 R X9 0000000006216000 +27418 clk cpu0 IT (27382) 00097de4:000010097de4_NS b9804929 O EL0t_n : LDRSW x9,[x9,#0x48] +27418 clk cpu0 MR4 06216048:000015216048_NS 00000004 +27418 clk cpu0 R X9 0000000000000004 +27419 clk cpu0 IT (27383) 00097de8:000010097de8_NS 5280004a O EL0t_n : MOV w10,#2 +27419 clk cpu0 R X10 0000000000000002 +27420 clk cpu0 IT (27384) 00097dec:000010097dec_NS b907310a O EL0t_n : STR w10,[x8,#0x730] +27420 clk cpu0 MW4 03029730:000000829730_NS 00000002 +27421 clk cpu0 IT (27385) 00097df0:000010097df0_NS 7100113f O EL0t_n : CMP w9,#4 +27421 clk cpu0 R cpsr 600003c0 +27422 clk cpu0 IS (27386) 00097df4:000010097df4_NS 540000a8 O EL0t_n : B.HI 0x97e08 +27423 clk cpu0 IT (27387) 00097df8:000010097df8_NS b0fffda8 O EL0t_n : ADRP x8,0x4cdf8 +27423 clk cpu0 R X8 000000000004C000 +27424 clk cpu0 IT (27388) 00097dfc:000010097dfc_NS 91018108 O EL0t_n : ADD x8,x8,#0x60 +27424 clk cpu0 R X8 000000000004C060 +27424 clk cpu0 CACHE cpu.cpu0.l1icache LINE 01f1 ALLOC 0x000010097e00_NS +27424 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1f80 ALLOC 0x000010097e00_NS +27425 clk cpu0 IT (27389) 00097e00:000010097e00_NS f8697901 O EL0t_n : LDR x1,[x8,x9,LSL #3] +27425 clk cpu0 MR8 0004c080:00001004c080_NS 00000000_0004cf7a +27425 clk cpu0 R X1 000000000004CF7A +27425 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 INVAL 0x000070450080_NS +27425 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0004 ALLOC 0x00001004c080_NS +27425 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1023 ALLOC 0x00001004c080_NS +27426 clk cpu0 IT (27390) 00097e04:000010097e04_NS 14000003 O EL0t_n : B 0x97e10 +27427 clk cpu0 IT (27391) 00097e10:000010097e10_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +27427 clk cpu0 R X0 0000000000000000 +27428 clk cpu0 IT (27392) 00097e14:000010097e14_NS 940011ae O EL0t_n : BL 0x9c4cc +27428 clk cpu0 R X30 0000000000097E18 +27429 clk cpu0 IT (27393) 0009c4cc:00001009c4cc_NS d10243ff O EL0t_n : SUB sp,sp,#0x90 +27429 clk cpu0 R SP_EL0 0000000003045850 +27430 clk cpu0 IT (27394) 0009c4d0:00001009c4d0_NS d0030bc8 O EL0t_n : ADRP x8,0x62164d0 +27430 clk cpu0 R X8 0000000006216000 +27431 clk cpu0 IT (27395) 0009c4d4:00001009c4d4_NS b940f908 O EL0t_n : LDR w8,[x8,#0xf8] +27431 clk cpu0 MR4 062160f8:0000152160f8_NS 00000003 +27431 clk cpu0 R X8 0000000000000003 +27432 clk cpu0 IT (27396) 0009c4d8:00001009c4d8_NS a90753f5 O EL0t_n : STP x21,x20,[sp,#0x70] +27432 clk cpu0 MW8 030458c0:0000008458c0_NS 00000000_02f00028 +27432 clk cpu0 MW8 030458c8:0000008458c8_NS ff83ff83_ff83ff83 +27433 clk cpu0 IT (27397) 0009c4dc:00001009c4dc_NS a9087bf3 O EL0t_n : STP x19,x30,[sp,#0x80] +27433 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_062160a2 +27433 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_00097e18 +27434 clk cpu0 IT (27398) 0009c4e0:00001009c4e0_NS a9000fe2 O EL0t_n : STP x2,x3,[sp,#0] +27434 clk cpu0 MW8 03045850:000000845850_NS 00000000_00000000 +27434 clk cpu0 MW8 03045858:000000845858_NS 00000000_00000002 +27435 clk cpu0 IT (27399) 0009c4e4:00001009c4e4_NS 6b00011f O EL0t_n : CMP w8,w0 +27435 clk cpu0 R cpsr 200003c0 +27436 clk cpu0 IT (27400) 0009c4e8:00001009c4e8_NS a90117e4 O EL0t_n : STP x4,x5,[sp,#0x10] +27436 clk cpu0 MW8 03045860:000000845860_NS 00000000_00000000 +27436 clk cpu0 MW8 03045868:000000845868_NS 00000000_00000006 +27437 clk cpu0 IT (27401) 0009c4ec:00001009c4ec_NS a9021fe6 O EL0t_n : STP x6,x7,[sp,#0x20] +27437 clk cpu0 MW8 03045870:000000845870_NS 00000000_90000000 +27437 clk cpu0 MW8 03045878:000000845878_NS 03ff8000_03ff8000 +27438 clk cpu0 IT (27402) 0009c4f0:00001009c4f0_NS a9067fff O EL0t_n : STP xzr,xzr,[sp,#0x60] +27438 clk cpu0 MW8 030458b0:0000008458b0_NS 00000000_00000000 +27438 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_00000000 +27439 clk cpu0 IT (27403) 0009c4f4:00001009c4f4_NS a9057fff O EL0t_n : STP xzr,xzr,[sp,#0x50] +27439 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_00000000 +27439 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_00000000 +27440 clk cpu0 IS (27404) 0009c4f8:00001009c4f8_NS 54000423 O EL0t_n : B.CC 0x9c57c +27441 clk cpu0 IT (27405) 0009c4fc:00001009c4fc_NS 90017b74 O EL0t_n : ADRP x20,0x30084fc +27441 clk cpu0 R X20 0000000003008000 +27442 clk cpu0 IT (27406) 0009c500:00001009c500_NS 9114a294 O EL0t_n : ADD x20,x20,#0x528 +27442 clk cpu0 R X20 0000000003008528 +27443 clk cpu0 IT (27407) 0009c504:00001009c504_NS aa1403e0 O EL0t_n : MOV x0,x20 +27443 clk cpu0 R X0 0000000003008528 +27444 clk cpu0 IT (27408) 0009c508:00001009c508_NS aa0103f3 O EL0t_n : MOV x19,x1 +27444 clk cpu0 R X19 000000000004CF7A +27445 clk cpu0 IT (27409) 0009c50c:00001009c50c_NS 97fff114 O EL0t_n : BL 0x9895c +27445 clk cpu0 R X30 000000000009C510 +27446 clk cpu0 IT (27410) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +27446 clk cpu0 R X8 0000000006216000 +27447 clk cpu0 IT (27411) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27447 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27447 clk cpu0 R X8 0000000000000001 +27448 clk cpu0 IT (27412) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +27448 clk cpu0 R cpsr 800003c0 +27449 clk cpu0 IT (27413) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +27450 clk cpu0 IT (27414) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +27451 clk cpu0 IT (27415) 0009c510:00001009c510_NS 910003e9 O EL0t_n : MOV x9,sp +27451 clk cpu0 R X9 0000000003045850 +27452 clk cpu0 IT (27416) 0009c514:00001009c514_NS 128005e8 O EL0t_n : MOV w8,#0xffffffd0 +27452 clk cpu0 R X8 00000000FFFFFFD0 +27453 clk cpu0 IT (27417) 0009c518:00001009c518_NS 910243ea O EL0t_n : ADD x10,sp,#0x90 +27453 clk cpu0 R X10 00000000030458E0 +27454 clk cpu0 IT (27418) 0009c51c:00001009c51c_NS 9100c129 O EL0t_n : ADD x9,x9,#0x30 +27454 clk cpu0 R X9 0000000003045880 +27455 clk cpu0 IT (27419) 0009c520:00001009c520_NS 2a1f03e0 O EL0t_n : MOV w0,wzr +27455 clk cpu0 R X0 0000000000000000 +27456 clk cpu0 IT (27420) 0009c524:00001009c524_NS 2a1f03e1 O EL0t_n : MOV w1,wzr +27456 clk cpu0 R X1 0000000000000000 +27457 clk cpu0 IT (27421) 0009c528:00001009c528_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +27457 clk cpu0 R X2 0000000000000000 +27458 clk cpu0 IT (27422) 0009c52c:00001009c52c_NS f90037e8 O EL0t_n : STR x8,[sp,#0x68] +27458 clk cpu0 MW8 030458b8:0000008458b8_NS 00000000_ffffffd0 +27459 clk cpu0 IT (27423) 0009c530:00001009c530_NS a90527ea O EL0t_n : STP x10,x9,[sp,#0x50] +27459 clk cpu0 MW8 030458a0:0000008458a0_NS 00000000_030458e0 +27459 clk cpu0 MW8 030458a8:0000008458a8_NS 00000000_03045880 +27460 clk cpu0 IT (27424) 0009c534:00001009c534_NS d503201f O EL0t_n : NOP +27461 clk cpu0 IT (27425) 0009c538:00001009c538_NS a945a3ea O EL0t_n : LDP x10,x8,[sp,#0x58] +27461 clk cpu0 MR8 030458a8:0000008458a8_NS 00000000_03045880 +27461 clk cpu0 MR8 030458b0:0000008458b0_NS 00000000_00000000 +27461 clk cpu0 R X8 0000000000000000 +27461 clk cpu0 R X10 0000000003045880 +27462 clk cpu0 IT (27426) 0009c53c:00001009c53c_NS f9402be9 O EL0t_n : LDR x9,[sp,#0x50] +27462 clk cpu0 MR8 030458a0:0000008458a0_NS 00000000_030458e0 +27462 clk cpu0 R X9 00000000030458E0 +27463 clk cpu0 IT (27427) 0009c540:00001009c540_NS f94037eb O EL0t_n : LDR x11,[sp,#0x68] +27463 clk cpu0 MR8 030458b8:0000008458b8_NS 00000000_ffffffd0 +27463 clk cpu0 R X11 00000000FFFFFFD0 +27464 clk cpu0 IT (27428) 0009c544:00001009c544_NS 2a0003f5 O EL0t_n : MOV w21,w0 +27464 clk cpu0 R X21 0000000000000000 +27465 clk cpu0 IT (27429) 0009c548:00001009c548_NS 9100c3e1 O EL0t_n : ADD x1,sp,#0x30 +27465 clk cpu0 R X1 0000000003045880 +27466 clk cpu0 IT (27430) 0009c54c:00001009c54c_NS aa1303e0 O EL0t_n : MOV x0,x19 +27466 clk cpu0 R X0 000000000004CF7A +27467 clk cpu0 IT (27431) 0009c550:00001009c550_NS a903a3ea O EL0t_n : STP x10,x8,[sp,#0x38] +27467 clk cpu0 MW8 03045888:000000845888_NS 00000000_03045880 +27467 clk cpu0 MW8 03045890:000000845890_NS 00000000_00000000 +27468 clk cpu0 IT (27432) 0009c554:00001009c554_NS f9001be9 O EL0t_n : STR x9,[sp,#0x30] +27468 clk cpu0 MW8 03045880:000000845880_NS 00000000_030458e0 +27469 clk cpu0 IT (27433) 0009c558:00001009c558_NS f90027eb O EL0t_n : STR x11,[sp,#0x48] +27469 clk cpu0 MW8 03045898:000000845898_NS 00000000_ffffffd0 +27470 clk cpu0 IT (27434) 0009c55c:00001009c55c_NS 97ffd97b O EL0t_n : BL 0x92b48 +27470 clk cpu0 R X30 000000000009C560 +27471 clk cpu0 IT (27435) 00092b48:000010092b48_NS d10283ff O EL0t_n : SUB sp,sp,#0xa0 +27471 clk cpu0 R SP_EL0 00000000030457B0 +27472 clk cpu0 IT (27436) 00092b4c:000010092b4c_NS a9097bf3 O EL0t_n : STP x19,x30,[sp,#0x90] +27472 clk cpu0 MW8 03045840:000000845840_NS 00000000_0004cf7a +27472 clk cpu0 MW8 03045848:000000845848_NS 00000000_0009c560 +27473 clk cpu0 IT (27437) 00092b50:000010092b50_NS aa0103f3 O EL0t_n : MOV x19,x1 +27473 clk cpu0 R X19 0000000003045880 +27474 clk cpu0 IT (27438) 00092b54:000010092b54_NS d0fffdc1 O EL0t_n : ADRP x1,0x4cb54 +27474 clk cpu0 R X1 000000000004C000 +27475 clk cpu0 IT (27439) 00092b58:000010092b58_NS a90853f5 O EL0t_n : STP x21,x20,[sp,#0x80] +27475 clk cpu0 MW8 03045830:000000845830_NS 00000000_00000000 +27475 clk cpu0 MW8 03045838:000000845838_NS 00000000_03008528 +27476 clk cpu0 IT (27440) 00092b5c:000010092b5c_NS aa0003f4 O EL0t_n : MOV x20,x0 +27476 clk cpu0 R X20 000000000004CF7A +27477 clk cpu0 IT (27441) 00092b60:000010092b60_NS 91002c21 O EL0t_n : ADD x1,x1,#0xb +27477 clk cpu0 R X1 000000000004C00B +27478 clk cpu0 IT (27442) 00092b64:000010092b64_NS 910013e0 O EL0t_n : ADD x0,sp,#4 +27478 clk cpu0 R X0 00000000030457B4 +27479 clk cpu0 IT (27443) 00092b68:000010092b68_NS 52800762 O EL0t_n : MOV w2,#0x3b +27479 clk cpu0 R X2 000000000000003B +27480 clk cpu0 IT (27444) 00092b6c:000010092b6c_NS f90023fc O EL0t_n : STR x28,[sp,#0x40] +27480 clk cpu0 MW8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +27481 clk cpu0 IT (27445) 00092b70:000010092b70_NS a9056bfb O EL0t_n : STP x27,x26,[sp,#0x50] +27481 clk cpu0 MW8 03045800:000000845800_NS 00010001_00010001 +27481 clk cpu0 MW8 03045808:000000845808_NS ffe000ff_ffe000ff +27482 clk cpu0 IT (27446) 00092b74:000010092b74_NS a90663f9 O EL0t_n : STP x25,x24,[sp,#0x60] +27482 clk cpu0 MW8 03045810:000000845810_NS 00000000_0000003c +27482 clk cpu0 MW8 03045818:000000845818_NS 00000000_00007c00 +27483 clk cpu0 IT (27447) 00092b78:000010092b78_NS a9075bf7 O EL0t_n : STP x23,x22,[sp,#0x70] +27483 clk cpu0 MW8 03045820:000000845820_NS 00000000_00000000 +27483 clk cpu0 MW8 03045828:000000845828_NS 00000000_90000000 +27484 clk cpu0 IT (27448) 00092b7c:000010092b7c_NS 97fdf655 O EL0t_n : BL 0x104d0 +27484 clk cpu0 R X30 0000000000092B80 +27485 clk cpu0 IT (27449) 000104d0:0000100104d0_NS a9bf7bf3 O EL0t_n : STP x19,x30,[sp,#-0x10]! +27485 clk cpu0 MW8 030457a0:0000008457a0_NS 00000000_03045880 +27485 clk cpu0 MW8 030457a8:0000008457a8_NS 00000000_00092b80 +27485 clk cpu0 R SP_EL0 00000000030457A0 +27486 clk cpu0 IT (27450) 000104d4:0000100104d4_NS aa0003f3 O EL0t_n : MOV x19,x0 +27486 clk cpu0 R X19 00000000030457B4 +27487 clk cpu0 IT (27451) 000104d8:0000100104d8_NS 9400002b O EL0t_n : BL 0x10584 +27487 clk cpu0 R X30 00000000000104DC +27488 clk cpu0 IT (27452) 00010584:000010010584_NS f100105f O EL0t_n : CMP x2,#4 +27488 clk cpu0 R cpsr 200003c0 +27489 clk cpu0 IS (27453) 00010588:000010010588_NS 54000643 O EL0t_n : B.CC 0x10650 +27490 clk cpu0 IT (27454) 0001058c:00001001058c_NS f240041f O EL0t_n : TST x0,#3 +27490 clk cpu0 R cpsr 400003c0 +27491 clk cpu0 IT (27455) 00010590:000010010590_NS 54000320 O EL0t_n : B.EQ 0x105f4 +27492 clk cpu0 IT (27456) 000105f4:0000100105f4_NS 7200042a O EL0t_n : ANDS w10,w1,#3 +27492 clk cpu0 R cpsr 000003c0 +27492 clk cpu0 R X10 0000000000000003 +27493 clk cpu0 IS (27457) 000105f8:0000100105f8_NS 54000440 O EL0t_n : B.EQ 0x10680 +27494 clk cpu0 IT (27458) 000105fc:0000100105fc_NS 52800409 O EL0t_n : MOV w9,#0x20 +27494 clk cpu0 R X9 0000000000000020 +27495 clk cpu0 IT (27459) 00010600:000010010600_NS cb0a0028 O EL0t_n : SUB x8,x1,x10 +27495 clk cpu0 R X8 000000000004C008 +27496 clk cpu0 IT (27460) 00010604:000010010604_NS f100105f O EL0t_n : CMP x2,#4 +27496 clk cpu0 R cpsr 200003c0 +27497 clk cpu0 IT (27461) 00010608:000010010608_NS 4b0a0d29 O EL0t_n : SUB w9,w9,w10,LSL #3 +27497 clk cpu0 R X9 0000000000000008 +27498 clk cpu0 IS (27462) 0001060c:00001001060c_NS 540001c3 O EL0t_n : B.CC 0x10644 +27499 clk cpu0 IT (27463) 00010610:000010010610_NS b940010c O EL0t_n : LDR w12,[x8,#0] +27499 clk cpu0 MR4 0004c008:00001004c008_NS 0a00000a +27499 clk cpu0 R X12 000000000A00000A +27500 clk cpu0 IT (27464) 00010614:000010010614_NS 531d714a O EL0t_n : UBFIZ w10,w10,#3,#29 +27500 clk cpu0 R X10 0000000000000018 +27501 clk cpu0 IT (27465) 00010618:000010010618_NS aa0203eb O EL0t_n : MOV x11,x2 +27501 clk cpu0 R X11 000000000000003B +27502 clk cpu0 IT (27466) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27502 clk cpu0 MR4 0004c00c:00001004c00c_NS 6f727245 +27502 clk cpu0 R X8 000000000004C00C +27502 clk cpu0 R X13 000000006F727245 +27503 clk cpu0 IT (27467) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27503 clk cpu0 R X12 000000000000000A +27504 clk cpu0 IT (27468) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27504 clk cpu0 R X11 0000000000000037 +27505 clk cpu0 IT (27469) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27505 clk cpu0 R cpsr 200003c0 +27506 clk cpu0 IT (27470) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27506 clk cpu0 R X14 0000000072724500 +27507 clk cpu0 IT (27471) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27507 clk cpu0 R X12 000000007272450A +27508 clk cpu0 IT (27472) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27508 clk cpu0 MW4 030457b4:0000008457b4_NS 7272450a +27508 clk cpu0 R X0 00000000030457B8 +27509 clk cpu0 IT (27473) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27509 clk cpu0 R X12 000000006F727245 +27510 clk cpu0 IT (27474) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27511 clk cpu0 IT (27475) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27511 clk cpu0 MR4 0004c010:00001004c010_NS 49203a72 +27511 clk cpu0 R X8 000000000004C010 +27511 clk cpu0 R X13 0000000049203A72 +27512 clk cpu0 IT (27476) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27512 clk cpu0 R X12 000000000000006F +27513 clk cpu0 IT (27477) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27513 clk cpu0 R X11 0000000000000033 +27514 clk cpu0 IT (27478) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27514 clk cpu0 R cpsr 200003c0 +27515 clk cpu0 IT (27479) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27515 clk cpu0 R X14 00000000203A7200 +27516 clk cpu0 IT (27480) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27516 clk cpu0 R X12 00000000203A726F +27517 clk cpu0 IT (27481) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27517 clk cpu0 MW4 030457b8:0000008457b8_NS 203a726f +27517 clk cpu0 R X0 00000000030457BC +27518 clk cpu0 IT (27482) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27518 clk cpu0 R X12 0000000049203A72 +27519 clk cpu0 IT (27483) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27520 clk cpu0 IT (27484) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27520 clk cpu0 MR4 0004c014:00001004c014_NS 67656c6c +27520 clk cpu0 R X8 000000000004C014 +27520 clk cpu0 R X13 0000000067656C6C +27521 clk cpu0 IT (27485) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27521 clk cpu0 R X12 0000000000000049 +27522 clk cpu0 IT (27486) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27522 clk cpu0 R X11 000000000000002F +27523 clk cpu0 IT (27487) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27523 clk cpu0 R cpsr 200003c0 +27524 clk cpu0 IT (27488) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27524 clk cpu0 R X14 00000000656C6C00 +27525 clk cpu0 IT (27489) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27525 clk cpu0 R X12 00000000656C6C49 +27526 clk cpu0 IT (27490) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27526 clk cpu0 MW4 030457bc:0000008457bc_NS 656c6c49 +27526 clk cpu0 R X0 00000000030457C0 +27527 clk cpu0 IT (27491) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27527 clk cpu0 R X12 0000000067656C6C +27528 clk cpu0 IT (27492) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27529 clk cpu0 IT (27493) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27529 clk cpu0 MR4 0004c018:00001004c018_NS 66206c61 +27529 clk cpu0 R X8 000000000004C018 +27529 clk cpu0 R X13 0000000066206C61 +27530 clk cpu0 IT (27494) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27530 clk cpu0 R X12 0000000000000067 +27531 clk cpu0 IT (27495) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27531 clk cpu0 R X11 000000000000002B +27532 clk cpu0 IT (27496) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27532 clk cpu0 R cpsr 200003c0 +27533 clk cpu0 IT (27497) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27533 clk cpu0 R X14 00000000206C6100 +27534 clk cpu0 IT (27498) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27534 clk cpu0 R X12 00000000206C6167 +27535 clk cpu0 IT (27499) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27535 clk cpu0 MW4 030457c0:0000008457c0_NS 206c6167 +27535 clk cpu0 R X0 00000000030457C4 +27536 clk cpu0 IT (27500) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27536 clk cpu0 R X12 0000000066206C61 +27537 clk cpu0 IT (27501) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27538 clk cpu0 IT (27502) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27538 clk cpu0 MR4 0004c01c:00001004c01c_NS 616d726f +27538 clk cpu0 R X8 000000000004C01C +27538 clk cpu0 R X13 00000000616D726F +27539 clk cpu0 IT (27503) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27539 clk cpu0 R X12 0000000000000066 +27540 clk cpu0 IT (27504) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27540 clk cpu0 R X11 0000000000000027 +27541 clk cpu0 IT (27505) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27541 clk cpu0 R cpsr 200003c0 +27542 clk cpu0 IT (27506) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27542 clk cpu0 R X14 000000006D726F00 +27543 clk cpu0 IT (27507) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27543 clk cpu0 R X12 000000006D726F66 +27544 clk cpu0 IT (27508) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27544 clk cpu0 MW4 030457c4:0000008457c4_NS 6d726f66 +27544 clk cpu0 R X0 00000000030457C8 +27545 clk cpu0 IT (27509) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27545 clk cpu0 R X12 00000000616D726F +27546 clk cpu0 IT (27510) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27547 clk cpu0 IT (27511) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27547 clk cpu0 MR4 0004c020:00001004c020_NS 70732074 +27547 clk cpu0 R X8 000000000004C020 +27547 clk cpu0 R X13 0000000070732074 +27548 clk cpu0 IT (27512) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27548 clk cpu0 R X12 0000000000000061 +27549 clk cpu0 IT (27513) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27549 clk cpu0 R X11 0000000000000023 +27550 clk cpu0 IT (27514) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27550 clk cpu0 R cpsr 200003c0 +27551 clk cpu0 IT (27515) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27551 clk cpu0 R X14 0000000073207400 +27552 clk cpu0 IT (27516) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27552 clk cpu0 R X12 0000000073207461 +27553 clk cpu0 IT (27517) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27553 clk cpu0 MW4 030457c8:0000008457c8_NS 73207461 +27553 clk cpu0 R X0 00000000030457CC +27554 clk cpu0 IT (27518) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27554 clk cpu0 R X12 0000000070732074 +27555 clk cpu0 IT (27519) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27556 clk cpu0 IT (27520) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27556 clk cpu0 MR4 0004c024:00001004c024_NS 66696365 +27556 clk cpu0 R X8 000000000004C024 +27556 clk cpu0 R X13 0000000066696365 +27557 clk cpu0 IT (27521) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27557 clk cpu0 R X12 0000000000000070 +27558 clk cpu0 IT (27522) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27558 clk cpu0 R X11 000000000000001F +27559 clk cpu0 IT (27523) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27559 clk cpu0 R cpsr 200003c0 +27560 clk cpu0 IT (27524) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27560 clk cpu0 R X14 0000000069636500 +27561 clk cpu0 IT (27525) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27561 clk cpu0 R X12 0000000069636570 +27562 clk cpu0 IT (27526) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27562 clk cpu0 MW4 030457cc:0000008457cc_NS 69636570 +27562 clk cpu0 R X0 00000000030457D0 +27563 clk cpu0 IT (27527) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27563 clk cpu0 R X12 0000000066696365 +27564 clk cpu0 IT (27528) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27565 clk cpu0 IT (27529) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27565 clk cpu0 MR4 0004c028:00001004c028_NS 20726569 +27565 clk cpu0 R X8 000000000004C028 +27565 clk cpu0 R X13 0000000020726569 +27566 clk cpu0 IT (27530) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27566 clk cpu0 R X12 0000000000000066 +27567 clk cpu0 IT (27531) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27567 clk cpu0 R X11 000000000000001B +27568 clk cpu0 IT (27532) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27568 clk cpu0 R cpsr 200003c0 +27569 clk cpu0 IT (27533) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27569 clk cpu0 R X14 0000000072656900 +27570 clk cpu0 IT (27534) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27570 clk cpu0 R X12 0000000072656966 +27571 clk cpu0 IT (27535) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27571 clk cpu0 MW4 030457d0:0000008457d0_NS 72656966 +27571 clk cpu0 R X0 00000000030457D4 +27572 clk cpu0 IT (27536) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27572 clk cpu0 R X12 0000000020726569 +27573 clk cpu0 IT (27537) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27574 clk cpu0 IT (27538) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27574 clk cpu0 MR4 0004c02c:00001004c02c_NS 64657375 +27574 clk cpu0 R X8 000000000004C02C +27574 clk cpu0 R X13 0000000064657375 +27575 clk cpu0 IT (27539) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27575 clk cpu0 R X12 0000000000000020 +27576 clk cpu0 IT (27540) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27576 clk cpu0 R X11 0000000000000017 +27577 clk cpu0 IT (27541) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27577 clk cpu0 R cpsr 200003c0 +27578 clk cpu0 IT (27542) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27578 clk cpu0 R X14 0000000065737500 +27579 clk cpu0 IT (27543) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27579 clk cpu0 R X12 0000000065737520 +27580 clk cpu0 IT (27544) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27580 clk cpu0 MW4 030457d4:0000008457d4_NS 65737520 +27580 clk cpu0 R X0 00000000030457D8 +27581 clk cpu0 IT (27545) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27581 clk cpu0 R X12 0000000064657375 +27582 clk cpu0 IT (27546) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27583 clk cpu0 IT (27547) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27583 clk cpu0 MR4 0004c030:00001004c030_NS 5f27203a +27583 clk cpu0 R X8 000000000004C030 +27583 clk cpu0 R X13 000000005F27203A +27584 clk cpu0 IT (27548) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27584 clk cpu0 R X12 0000000000000064 +27585 clk cpu0 IT (27549) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27585 clk cpu0 R X11 0000000000000013 +27586 clk cpu0 IT (27550) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27586 clk cpu0 R cpsr 200003c0 +27587 clk cpu0 IT (27551) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27587 clk cpu0 R X14 0000000027203A00 +27588 clk cpu0 IT (27552) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27588 clk cpu0 R X12 0000000027203A64 +27589 clk cpu0 IT (27553) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27589 clk cpu0 MW4 030457d8:0000008457d8_NS 27203a64 +27589 clk cpu0 R X0 00000000030457DC +27590 clk cpu0 IT (27554) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27590 clk cpu0 R X12 000000005F27203A +27591 clk cpu0 IT (27555) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27592 clk cpu0 IT (27556) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27592 clk cpu0 MR4 0004c034:00001004c034_NS 45202e27 +27592 clk cpu0 R X8 000000000004C034 +27592 clk cpu0 R X13 0000000045202E27 +27593 clk cpu0 IT (27557) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27593 clk cpu0 R X12 000000000000005F +27594 clk cpu0 IT (27558) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27594 clk cpu0 R X11 000000000000000F +27595 clk cpu0 IT (27559) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27595 clk cpu0 R cpsr 200003c0 +27596 clk cpu0 IT (27560) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27596 clk cpu0 R X14 00000000202E2700 +27597 clk cpu0 IT (27561) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27597 clk cpu0 R X12 00000000202E275F +27598 clk cpu0 IT (27562) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27598 clk cpu0 MW4 030457dc:0000008457dc_NS 202e275f +27598 clk cpu0 R X0 00000000030457E0 +27599 clk cpu0 IT (27563) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27599 clk cpu0 R X12 0000000045202E27 +27600 clk cpu0 IT (27564) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27601 clk cpu0 IT (27565) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27601 clk cpu0 MR4 0004c038:00001004c038_NS 6e69646e +27601 clk cpu0 R X8 000000000004C038 +27601 clk cpu0 R X13 000000006E69646E +27602 clk cpu0 IT (27566) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27602 clk cpu0 R X12 0000000000000045 +27603 clk cpu0 IT (27567) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27603 clk cpu0 R X11 000000000000000B +27604 clk cpu0 IT (27568) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27604 clk cpu0 R cpsr 200003c0 +27605 clk cpu0 IT (27569) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27605 clk cpu0 R X14 0000000069646E00 +27606 clk cpu0 IT (27570) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27606 clk cpu0 R X12 0000000069646E45 +27607 clk cpu0 IT (27571) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27607 clk cpu0 MW4 030457e0:0000008457e0_NS 69646e45 +27607 clk cpu0 R X0 00000000030457E4 +27608 clk cpu0 IT (27572) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27608 clk cpu0 R X12 000000006E69646E +27609 clk cpu0 IT (27573) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27610 clk cpu0 IT (27574) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27610 clk cpu0 MR4 0004c03c:00001004c03c_NS 65542067 +27610 clk cpu0 R X8 000000000004C03C +27610 clk cpu0 R X13 0000000065542067 +27611 clk cpu0 IT (27575) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27611 clk cpu0 R X12 000000000000006E +27612 clk cpu0 IT (27576) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27612 clk cpu0 R X11 0000000000000007 +27613 clk cpu0 IT (27577) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27613 clk cpu0 R cpsr 200003c0 +27614 clk cpu0 IT (27578) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27614 clk cpu0 R X14 0000000054206700 +27615 clk cpu0 IT (27579) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27615 clk cpu0 R X12 000000005420676E +27616 clk cpu0 IT (27580) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27616 clk cpu0 MW4 030457e4:0000008457e4_NS 5420676e +27616 clk cpu0 R X0 00000000030457E8 +27617 clk cpu0 IT (27581) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27617 clk cpu0 R X12 0000000065542067 +27618 clk cpu0 IT (27582) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27619 clk cpu0 IT (27583) 0001061c:00001001061c_NS b8404d0d O EL0t_n : LDR w13,[x8,#4]! +27619 clk cpu0 MR4 0004c040:00001004c040_NS 0a2e7473 +27619 clk cpu0 R X8 000000000004C040 +27619 clk cpu0 R X13 000000000A2E7473 +27620 clk cpu0 IT (27584) 00010620:000010010620_NS 1aca258c O EL0t_n : LSR w12,w12,w10 +27620 clk cpu0 R X12 0000000000000065 +27621 clk cpu0 IT (27585) 00010624:000010010624_NS d100116b O EL0t_n : SUB x11,x11,#4 +27621 clk cpu0 R X11 0000000000000003 +27622 clk cpu0 IT (27586) 00010628:000010010628_NS f1000d7f O EL0t_n : CMP x11,#3 +27622 clk cpu0 R cpsr 600003c0 +27623 clk cpu0 IT (27587) 0001062c:00001001062c_NS 1ac921ae O EL0t_n : LSL w14,w13,w9 +27623 clk cpu0 R X14 000000002E747300 +27624 clk cpu0 IT (27588) 00010630:000010010630_NS 2a0c01cc O EL0t_n : ORR w12,w14,w12 +27624 clk cpu0 R X12 000000002E747365 +27625 clk cpu0 IT (27589) 00010634:000010010634_NS b800440c O EL0t_n : STR w12,[x0],#4 +27625 clk cpu0 MW4 030457e8:0000008457e8_NS 2e747365 +27625 clk cpu0 R X0 00000000030457EC +27626 clk cpu0 IT (27590) 00010638:000010010638_NS 2a0d03ec O EL0t_n : MOV w12,w13 +27626 clk cpu0 R X12 000000000A2E7473 +27627 clk cpu0 IS (27591) 0001063c:00001001063c_NS 54ffff08 O EL0t_n : B.HI 0x1061c +27628 clk cpu0 IT (27592) 00010640:000010010640_NS 92400442 O EL0t_n : AND x2,x2,#3 +27628 clk cpu0 R X2 0000000000000003 +27629 clk cpu0 IT (27593) 00010644:000010010644_NS 53037d29 O EL0t_n : LSR w9,w9,#3 +27629 clk cpu0 R X9 0000000000000001 +27630 clk cpu0 IT (27594) 00010648:000010010648_NS cb090108 O EL0t_n : SUB x8,x8,x9 +27630 clk cpu0 R X8 000000000004C03F +27631 clk cpu0 IT (27595) 0001064c:00001001064c_NS 91001101 O EL0t_n : ADD x1,x8,#4 +27631 clk cpu0 R X1 000000000004C043 +27632 clk cpu0 IT (27596) 00010650:000010010650_NS 7100045f O EL0t_n : CMP w2,#1 +27632 clk cpu0 R cpsr 200003c0 +27633 clk cpu0 IS (27597) 00010654:000010010654_NS 5400014b O EL0t_n : B.LT 0x1067c +27634 clk cpu0 IT (27598) 00010658:000010010658_NS 39400028 O EL0t_n : LDRB w8,[x1,#0] +27634 clk cpu0 MR1 0004c043:00001004c043_NS 0a +27634 clk cpu0 R X8 000000000000000A +27635 clk cpu0 IT (27599) 0001065c:00001001065c_NS 39000008 O EL0t_n : STRB w8,[x0,#0] +27635 clk cpu0 MW1 030457ec:0000008457ec_NS 0a +27636 clk cpu0 IS (27600) 00010660:000010010660_NS 540000e0 O EL0t_n : B.EQ 0x1067c +27637 clk cpu0 IT (27601) 00010664:000010010664_NS 39400428 O EL0t_n : LDRB w8,[x1,#1] +27637 clk cpu0 MR1 0004c044:00001004c044_NS 00 +27637 clk cpu0 R X8 0000000000000000 +27638 clk cpu0 IT (27602) 00010668:000010010668_NS 71000c5f O EL0t_n : CMP w2,#3 +27638 clk cpu0 R cpsr 600003c0 +27639 clk cpu0 IT (27603) 0001066c:00001001066c_NS 39000408 O EL0t_n : STRB w8,[x0,#1] +27639 clk cpu0 MW1 030457ed:0000008457ed_NS 00 +27640 clk cpu0 IS (27604) 00010670:000010010670_NS 5400006b O EL0t_n : B.LT 0x1067c +27641 clk cpu0 IT (27605) 00010674:000010010674_NS 39400828 O EL0t_n : LDRB w8,[x1,#2] +27641 clk cpu0 MR1 0004c045:00001004c045_NS 00 +27641 clk cpu0 R X8 0000000000000000 +27642 clk cpu0 IT (27606) 00010678:000010010678_NS 39000808 O EL0t_n : STRB w8,[x0,#2] +27642 clk cpu0 MW1 030457ee:0000008457ee_NS 00 +27643 clk cpu0 IT (27607) 0001067c:00001001067c_NS d65f03c0 O EL0t_n : RET +27644 clk cpu0 IT (27608) 000104dc:0000100104dc_NS aa1303e0 O EL0t_n : MOV x0,x19 +27644 clk cpu0 R X0 00000000030457B4 +27645 clk cpu0 IT (27609) 000104e0:0000100104e0_NS a8c17bf3 O EL0t_n : LDP x19,x30,[sp],#0x10 +27645 clk cpu0 MR8 030457a0:0000008457a0_NS 00000000_03045880 +27645 clk cpu0 MR8 030457a8:0000008457a8_NS 00000000_00092b80 +27645 clk cpu0 R SP_EL0 00000000030457B0 +27645 clk cpu0 R X19 0000000003045880 +27645 clk cpu0 R X30 0000000000092B80 +27646 clk cpu0 IT (27610) 000104e4:0000100104e4_NS d65f03c0 O EL0t_n : RET +27647 clk cpu0 IT (27611) 00092b80:000010092b80_NS d0fffdd6 O EL0t_n : ADRP x22,0x4cb80 +27647 clk cpu0 R X22 000000000004C000 +27648 clk cpu0 IT (27612) 00092b84:000010092b84_NS d0fffdd7 O EL0t_n : ADRP x23,0x4cb84 +27648 clk cpu0 R X23 000000000004C000 +27649 clk cpu0 IT (27613) 00092b88:000010092b88_NS 2a1f03fa O EL0t_n : MOV w26,wzr +27649 clk cpu0 R X26 0000000000000000 +27650 clk cpu0 IT (27614) 00092b8c:000010092b8c_NS f0017cb5 O EL0t_n : ADRP x21,0x3029b8c +27650 clk cpu0 R X21 0000000003029000 +27651 clk cpu0 IT (27615) 00092b90:000010092b90_NS 910422d6 O EL0t_n : ADD x22,x22,#0x108 +27651 clk cpu0 R X22 000000000004C108 +27652 clk cpu0 IT (27616) 00092b94:000010092b94_NS 9104a6f7 O EL0t_n : ADD x23,x23,#0x129 +27652 clk cpu0 R X23 000000000004C129 +27653 clk cpu0 IT (27617) 00092b98:000010092b98_NS f0017d78 O EL0t_n : ADRP x24,0x3041b98 +27653 clk cpu0 R X24 0000000003041000 +27654 clk cpu0 IT (27618) 00092b9c:000010092b9c_NS 90030c39 O EL0t_n : ADRP x25,0x6216b9c +27654 clk cpu0 R X25 0000000006216000 +27655 clk cpu0 IT (27619) 00092ba0:000010092ba0_NS 14000005 O EL0t_n : B 0x92bb4 +27656 clk cpu0 IT (27620) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27656 clk cpu0 MR1 0004cf7a:00001004cf7a_NS 0a +27656 clk cpu0 R X8 000000000000000A +27656 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 007b ALLOC 0x00001004cf40_NS +27656 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 13d1 ALLOC 0x00001004cf40_NS +27657 clk cpu0 IT (27621) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27657 clk cpu0 R cpsr 800003c0 +27658 clk cpu0 IS (27622) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27659 clk cpu0 IS (27623) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27660 clk cpu0 IT (27624) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27660 clk cpu0 R cpsr 000003c0 +27661 clk cpu0 IT (27625) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27662 clk cpu0 IT (27626) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27662 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27662 clk cpu0 R X9 0000000013000000 +27663 clk cpu0 IT (27627) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27663 clk cpu0 R X27 000000000004CF7A +27664 clk cpu0 IT (27628) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27664 clk cpu0 R X20 000000000004CF7B +TUBE CPU0: +27665 clk cpu0 IT (27629) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27665 clk cpu0 MW1 13000000:000013000000_NS 0a +27666 clk cpu0 IT (27630) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27666 clk cpu0 MR1 0004cf7b:00001004cf7b_NS 2a +27666 clk cpu0 R X8 000000000000002A +27667 clk cpu0 IT (27631) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27667 clk cpu0 R cpsr 200003c0 +27668 clk cpu0 IS (27632) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27669 clk cpu0 IS (27633) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27670 clk cpu0 IT (27634) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27670 clk cpu0 R cpsr 000003c0 +27671 clk cpu0 IT (27635) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27672 clk cpu0 IT (27636) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27672 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27672 clk cpu0 R X9 0000000013000000 +27673 clk cpu0 IT (27637) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27673 clk cpu0 R X27 000000000004CF7B +27674 clk cpu0 IT (27638) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27674 clk cpu0 R X20 000000000004CF7C +27675 clk cpu0 IT (27639) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27675 clk cpu0 MW1 13000000:000013000000_NS 2a +27676 clk cpu0 IT (27640) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27676 clk cpu0 MR1 0004cf7c:00001004cf7c_NS 2a +27676 clk cpu0 R X8 000000000000002A +27677 clk cpu0 IT (27641) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27677 clk cpu0 R cpsr 200003c0 +27678 clk cpu0 IS (27642) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27679 clk cpu0 IS (27643) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27680 clk cpu0 IT (27644) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27680 clk cpu0 R cpsr 000003c0 +27681 clk cpu0 IT (27645) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27682 clk cpu0 IT (27646) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27682 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27682 clk cpu0 R X9 0000000013000000 +27683 clk cpu0 IT (27647) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27683 clk cpu0 R X27 000000000004CF7C +27684 clk cpu0 IT (27648) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27684 clk cpu0 R X20 000000000004CF7D +27685 clk cpu0 IT (27649) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27685 clk cpu0 MW1 13000000:000013000000_NS 2a +27686 clk cpu0 IT (27650) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27686 clk cpu0 MR1 0004cf7d:00001004cf7d_NS 20 +27686 clk cpu0 R X8 0000000000000020 +27687 clk cpu0 IT (27651) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27687 clk cpu0 R cpsr 800003c0 +27688 clk cpu0 IS (27652) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27689 clk cpu0 IS (27653) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27690 clk cpu0 IT (27654) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27690 clk cpu0 R cpsr 000003c0 +27691 clk cpu0 IT (27655) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27692 clk cpu0 IT (27656) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27692 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27692 clk cpu0 R X9 0000000013000000 +27693 clk cpu0 IT (27657) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27693 clk cpu0 R X27 000000000004CF7D +27694 clk cpu0 IT (27658) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27694 clk cpu0 R X20 000000000004CF7E +27695 clk cpu0 IT (27659) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27695 clk cpu0 MW1 13000000:000013000000_NS 20 +27696 clk cpu0 IT (27660) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27696 clk cpu0 MR1 0004cf7e:00001004cf7e_NS 54 +27696 clk cpu0 R X8 0000000000000054 +27697 clk cpu0 IT (27661) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27697 clk cpu0 R cpsr 200003c0 +27698 clk cpu0 IS (27662) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27699 clk cpu0 IS (27663) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27700 clk cpu0 IT (27664) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27700 clk cpu0 R cpsr 000003c0 +27701 clk cpu0 IT (27665) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27702 clk cpu0 IT (27666) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27702 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27702 clk cpu0 R X9 0000000013000000 +27703 clk cpu0 IT (27667) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27703 clk cpu0 R X27 000000000004CF7E +27704 clk cpu0 IT (27668) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27704 clk cpu0 R X20 000000000004CF7F +27705 clk cpu0 IT (27669) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27705 clk cpu0 MW1 13000000:000013000000_NS 54 +27706 clk cpu0 IT (27670) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27706 clk cpu0 MR1 0004cf7f:00001004cf7f_NS 45 +27706 clk cpu0 R X8 0000000000000045 +27707 clk cpu0 IT (27671) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27707 clk cpu0 R cpsr 200003c0 +27708 clk cpu0 IS (27672) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27709 clk cpu0 IS (27673) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27710 clk cpu0 IT (27674) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27710 clk cpu0 R cpsr 000003c0 +27711 clk cpu0 IT (27675) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27712 clk cpu0 IT (27676) 00092ba4:000010092ba4_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27712 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27712 clk cpu0 R X9 0000000013000000 +27713 clk cpu0 IT (27677) 00092ba8:000010092ba8_NS aa1403fb O EL0t_n : MOV x27,x20 +27713 clk cpu0 R X27 000000000004CF7F +27714 clk cpu0 IT (27678) 00092bac:000010092bac_NS 91000694 O EL0t_n : ADD x20,x20,#1 +27714 clk cpu0 R X20 000000000004CF80 +27715 clk cpu0 IT (27679) 00092bb0:000010092bb0_NS 39000128 O EL0t_n : STRB w8,[x9,#0] +27715 clk cpu0 MW1 13000000:000013000000_NS 45 +27716 clk cpu0 IT (27680) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27716 clk cpu0 MR1 0004cf80:00001004cf80_NS 53 +27716 clk cpu0 R X8 0000000000000053 +27717 clk cpu0 IT (27681) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27717 clk cpu0 R cpsr 200003c0 +27718 clk cpu0 IS (27682) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27719 clk cpu0 IS (27683) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27720 clk cpu0 IT (27684) 00092bc4:000010092bc4_NS f2400a9f O EL0t_n : TST x20,#7 +27720 clk cpu0 R cpsr 400003c0 +27721 clk cpu0 IS (27685) 00092bc8:000010092bc8_NS 54fffee1 O EL0t_n : B.NE 0x92ba4 +27722 clk cpu0 IT (27686) 00092bcc:000010092bcc_NS b948fb08 O EL0t_n : LDR w8,[x24,#0x8f8] +27722 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +27722 clk cpu0 R X8 0000000000000000 +27723 clk cpu0 IT (27687) 00092bd0:000010092bd0_NS f9400280 O EL0t_n : LDR x0,[x20,#0] +27723 clk cpu0 MR8 0004cf80:00001004cf80_NS 45535341_50205453 +27723 clk cpu0 R X0 4553534150205453 +27724 clk cpu0 IT (27688) 00092bd4:000010092bd4_NS 7100051f O EL0t_n : CMP w8,#1 +27724 clk cpu0 R cpsr 800003c0 +27725 clk cpu0 IT (27689) 00092bd8:000010092bd8_NS 54000041 O EL0t_n : B.NE 0x92be0 +27726 clk cpu0 IT (27690) 00092be0:000010092be0_NS 2a1f03fb O EL0t_n : MOV w27,wzr +27726 clk cpu0 R X27 0000000000000000 +27727 clk cpu0 IT (27691) 00092be4:000010092be4_NS aa1403fc O EL0t_n : MOV x28,x20 +27727 clk cpu0 R X28 000000000004CF80 +27728 clk cpu0 IT (27692) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +27728 clk cpu0 R X8 00000000FFFFFFF8 +27729 clk cpu0 IT (27693) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27729 clk cpu0 R cpsr 000003c0 +27729 clk cpu0 R X9 0000000000000053 +27730 clk cpu0 IS (27694) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27731 clk cpu0 IT (27695) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27731 clk cpu0 R cpsr 200003c0 +27732 clk cpu0 IS (27696) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27733 clk cpu0 IT (27697) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27733 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27733 clk cpu0 R X9 0000000013000000 +27734 clk cpu0 IT (27698) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27734 clk cpu0 R cpsr 800003c0 +27734 clk cpu0 R X8 00000000FFFFFFF9 +27735 clk cpu0 IT (27699) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27735 clk cpu0 MW1 13000000:000013000000_NS 53 +27736 clk cpu0 IT (27700) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27736 clk cpu0 R X0 0045535341502054 +27737 clk cpu0 IT (27701) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27738 clk cpu0 IT (27702) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27738 clk cpu0 R cpsr 000003c0 +27738 clk cpu0 R X9 0000000000000054 +27739 clk cpu0 IS (27703) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27740 clk cpu0 IT (27704) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27740 clk cpu0 R cpsr 200003c0 +27741 clk cpu0 IS (27705) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27742 clk cpu0 IT (27706) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27742 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27742 clk cpu0 R X9 0000000013000000 +27743 clk cpu0 IT (27707) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27743 clk cpu0 R cpsr 800003c0 +27743 clk cpu0 R X8 00000000FFFFFFFA +27744 clk cpu0 IT (27708) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27744 clk cpu0 MW1 13000000:000013000000_NS 54 +27745 clk cpu0 IT (27709) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27745 clk cpu0 R X0 0000455353415020 +27746 clk cpu0 IT (27710) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27747 clk cpu0 IT (27711) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27747 clk cpu0 R cpsr 000003c0 +27747 clk cpu0 R X9 0000000000000020 +27748 clk cpu0 IS (27712) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27749 clk cpu0 IT (27713) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27749 clk cpu0 R cpsr 800003c0 +27750 clk cpu0 IS (27714) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27751 clk cpu0 IT (27715) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27751 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27751 clk cpu0 R X9 0000000013000000 +27752 clk cpu0 IT (27716) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27752 clk cpu0 R cpsr 800003c0 +27752 clk cpu0 R X8 00000000FFFFFFFB +27753 clk cpu0 IT (27717) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27753 clk cpu0 MW1 13000000:000013000000_NS 20 +27754 clk cpu0 IT (27718) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27754 clk cpu0 R X0 0000004553534150 +27755 clk cpu0 IT (27719) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27756 clk cpu0 IT (27720) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27756 clk cpu0 R cpsr 000003c0 +27756 clk cpu0 R X9 0000000000000050 +27757 clk cpu0 IS (27721) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27758 clk cpu0 IT (27722) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27758 clk cpu0 R cpsr 200003c0 +27759 clk cpu0 IS (27723) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27760 clk cpu0 IT (27724) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27760 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27760 clk cpu0 R X9 0000000013000000 +27761 clk cpu0 IT (27725) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27761 clk cpu0 R cpsr 800003c0 +27761 clk cpu0 R X8 00000000FFFFFFFC +27762 clk cpu0 IT (27726) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27762 clk cpu0 MW1 13000000:000013000000_NS 50 +27763 clk cpu0 IT (27727) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27763 clk cpu0 R X0 0000000045535341 +27764 clk cpu0 IT (27728) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27765 clk cpu0 IT (27729) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27765 clk cpu0 R cpsr 000003c0 +27765 clk cpu0 R X9 0000000000000041 +27766 clk cpu0 IS (27730) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27767 clk cpu0 IT (27731) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27767 clk cpu0 R cpsr 200003c0 +27768 clk cpu0 IS (27732) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27769 clk cpu0 IT (27733) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27769 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27769 clk cpu0 R X9 0000000013000000 +27770 clk cpu0 IT (27734) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27770 clk cpu0 R cpsr 800003c0 +27770 clk cpu0 R X8 00000000FFFFFFFD +27771 clk cpu0 IT (27735) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27771 clk cpu0 MW1 13000000:000013000000_NS 41 +27772 clk cpu0 IT (27736) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27772 clk cpu0 R X0 0000000000455353 +27773 clk cpu0 IT (27737) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27774 clk cpu0 IT (27738) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27774 clk cpu0 R cpsr 000003c0 +27774 clk cpu0 R X9 0000000000000053 +27775 clk cpu0 IS (27739) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27776 clk cpu0 IT (27740) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27776 clk cpu0 R cpsr 200003c0 +27777 clk cpu0 IS (27741) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27778 clk cpu0 IT (27742) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27778 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27778 clk cpu0 R X9 0000000013000000 +27779 clk cpu0 IT (27743) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27779 clk cpu0 R cpsr 800003c0 +27779 clk cpu0 R X8 00000000FFFFFFFE +27780 clk cpu0 IT (27744) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27780 clk cpu0 MW1 13000000:000013000000_NS 53 +27781 clk cpu0 IT (27745) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27781 clk cpu0 R X0 0000000000004553 +27782 clk cpu0 IT (27746) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27783 clk cpu0 IT (27747) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27783 clk cpu0 R cpsr 000003c0 +27783 clk cpu0 R X9 0000000000000053 +27784 clk cpu0 IS (27748) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27785 clk cpu0 IT (27749) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27785 clk cpu0 R cpsr 200003c0 +27786 clk cpu0 IS (27750) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27787 clk cpu0 IT (27751) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27787 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27787 clk cpu0 R X9 0000000013000000 +27788 clk cpu0 IT (27752) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27788 clk cpu0 R cpsr 800003c0 +27788 clk cpu0 R X8 00000000FFFFFFFF +27789 clk cpu0 IT (27753) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27789 clk cpu0 MW1 13000000:000013000000_NS 53 +27790 clk cpu0 IT (27754) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27790 clk cpu0 R X0 0000000000000045 +27791 clk cpu0 IT (27755) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27792 clk cpu0 IT (27756) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27792 clk cpu0 R cpsr 000003c0 +27792 clk cpu0 R X9 0000000000000045 +27793 clk cpu0 IS (27757) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27794 clk cpu0 IT (27758) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27794 clk cpu0 R cpsr 200003c0 +27795 clk cpu0 IS (27759) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27796 clk cpu0 IT (27760) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27796 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27796 clk cpu0 R X9 0000000013000000 +27797 clk cpu0 IT (27761) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27797 clk cpu0 R cpsr 600003c0 +27797 clk cpu0 R X8 0000000000000000 +27798 clk cpu0 IT (27762) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27798 clk cpu0 MW1 13000000:000013000000_NS 45 +27799 clk cpu0 IT (27763) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27799 clk cpu0 R X0 0000000000000000 +27800 clk cpu0 IS (27764) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27801 clk cpu0 IT (27765) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +27801 clk cpu0 MR8 0004cf88:00001004cf88_NS 0a2a2a20_4b4f2044 +27801 clk cpu0 R X0 0A2A2A204B4F2044 +27801 clk cpu0 R X28 000000000004CF88 +27802 clk cpu0 IT (27766) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +27802 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +27802 clk cpu0 R X9 0000000000000000 +27803 clk cpu0 IT (27767) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +27803 clk cpu0 R X8 0000000000000000 +27804 clk cpu0 IT (27768) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +27804 clk cpu0 R X27 0000000000000008 +27805 clk cpu0 IT (27769) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +27805 clk cpu0 R cpsr 800003c0 +27806 clk cpu0 IT (27770) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +27807 clk cpu0 IT (27771) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +27807 clk cpu0 R X8 00000000FFFFFFF8 +27808 clk cpu0 IT (27772) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27808 clk cpu0 R cpsr 000003c0 +27808 clk cpu0 R X9 0000000000000044 +27809 clk cpu0 IS (27773) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27810 clk cpu0 IT (27774) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27810 clk cpu0 R cpsr 200003c0 +27811 clk cpu0 IS (27775) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27812 clk cpu0 IT (27776) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27812 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27812 clk cpu0 R X9 0000000013000000 +27813 clk cpu0 IT (27777) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27813 clk cpu0 R cpsr 800003c0 +27813 clk cpu0 R X8 00000000FFFFFFF9 +27814 clk cpu0 IT (27778) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27814 clk cpu0 MW1 13000000:000013000000_NS 44 +27815 clk cpu0 IT (27779) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27815 clk cpu0 R X0 000A2A2A204B4F20 +27816 clk cpu0 IT (27780) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27817 clk cpu0 IT (27781) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27817 clk cpu0 R cpsr 000003c0 +27817 clk cpu0 R X9 0000000000000020 +27818 clk cpu0 IS (27782) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27819 clk cpu0 IT (27783) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27819 clk cpu0 R cpsr 800003c0 +27820 clk cpu0 IS (27784) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27821 clk cpu0 IT (27785) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27821 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27821 clk cpu0 R X9 0000000013000000 +27822 clk cpu0 IT (27786) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27822 clk cpu0 R cpsr 800003c0 +27822 clk cpu0 R X8 00000000FFFFFFFA +27823 clk cpu0 IT (27787) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27823 clk cpu0 MW1 13000000:000013000000_NS 20 +27824 clk cpu0 IT (27788) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27824 clk cpu0 R X0 00000A2A2A204B4F +27825 clk cpu0 IT (27789) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27826 clk cpu0 IT (27790) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27826 clk cpu0 R cpsr 000003c0 +27826 clk cpu0 R X9 000000000000004F +27827 clk cpu0 IS (27791) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27828 clk cpu0 IT (27792) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27828 clk cpu0 R cpsr 200003c0 +27829 clk cpu0 IS (27793) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27830 clk cpu0 IT (27794) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27830 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27830 clk cpu0 R X9 0000000013000000 +27831 clk cpu0 IT (27795) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27831 clk cpu0 R cpsr 800003c0 +27831 clk cpu0 R X8 00000000FFFFFFFB +27832 clk cpu0 IT (27796) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27832 clk cpu0 MW1 13000000:000013000000_NS 4f +27833 clk cpu0 IT (27797) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27833 clk cpu0 R X0 0000000A2A2A204B +27834 clk cpu0 IT (27798) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27835 clk cpu0 IT (27799) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27835 clk cpu0 R cpsr 000003c0 +27835 clk cpu0 R X9 000000000000004B +27836 clk cpu0 IS (27800) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27837 clk cpu0 IT (27801) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27837 clk cpu0 R cpsr 200003c0 +27838 clk cpu0 IS (27802) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27839 clk cpu0 IT (27803) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27839 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27839 clk cpu0 R X9 0000000013000000 +27840 clk cpu0 IT (27804) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27840 clk cpu0 R cpsr 800003c0 +27840 clk cpu0 R X8 00000000FFFFFFFC +27841 clk cpu0 IT (27805) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27841 clk cpu0 MW1 13000000:000013000000_NS 4b +27842 clk cpu0 IT (27806) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27842 clk cpu0 R X0 000000000A2A2A20 +27843 clk cpu0 IT (27807) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27844 clk cpu0 IT (27808) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27844 clk cpu0 R cpsr 000003c0 +27844 clk cpu0 R X9 0000000000000020 +27845 clk cpu0 IS (27809) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27846 clk cpu0 IT (27810) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27846 clk cpu0 R cpsr 800003c0 +27847 clk cpu0 IS (27811) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27848 clk cpu0 IT (27812) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27848 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27848 clk cpu0 R X9 0000000013000000 +27849 clk cpu0 IT (27813) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27849 clk cpu0 R cpsr 800003c0 +27849 clk cpu0 R X8 00000000FFFFFFFD +27850 clk cpu0 IT (27814) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27850 clk cpu0 MW1 13000000:000013000000_NS 20 +27851 clk cpu0 IT (27815) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27851 clk cpu0 R X0 00000000000A2A2A +27852 clk cpu0 IT (27816) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27853 clk cpu0 IT (27817) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27853 clk cpu0 R cpsr 000003c0 +27853 clk cpu0 R X9 000000000000002A +27854 clk cpu0 IS (27818) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27855 clk cpu0 IT (27819) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27855 clk cpu0 R cpsr 200003c0 +27856 clk cpu0 IS (27820) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27857 clk cpu0 IT (27821) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27857 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27857 clk cpu0 R X9 0000000013000000 +27858 clk cpu0 IT (27822) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27858 clk cpu0 R cpsr 800003c0 +27858 clk cpu0 R X8 00000000FFFFFFFE +27859 clk cpu0 IT (27823) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27859 clk cpu0 MW1 13000000:000013000000_NS 2a +27860 clk cpu0 IT (27824) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27860 clk cpu0 R X0 0000000000000A2A +27861 clk cpu0 IT (27825) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27862 clk cpu0 IT (27826) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27862 clk cpu0 R cpsr 000003c0 +27862 clk cpu0 R X9 000000000000002A +27863 clk cpu0 IS (27827) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27864 clk cpu0 IT (27828) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27864 clk cpu0 R cpsr 200003c0 +27865 clk cpu0 IS (27829) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27866 clk cpu0 IT (27830) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27866 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27866 clk cpu0 R X9 0000000013000000 +27867 clk cpu0 IT (27831) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27867 clk cpu0 R cpsr 800003c0 +27867 clk cpu0 R X8 00000000FFFFFFFF +27868 clk cpu0 IT (27832) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27868 clk cpu0 MW1 13000000:000013000000_NS 2a +27869 clk cpu0 IT (27833) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27869 clk cpu0 R X0 000000000000000A +27870 clk cpu0 IT (27834) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27871 clk cpu0 IT (27835) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27871 clk cpu0 R cpsr 000003c0 +27871 clk cpu0 R X9 000000000000000A +27872 clk cpu0 IS (27836) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27873 clk cpu0 IT (27837) 00092bf4:000010092bf4_NS 7100953f O EL0t_n : CMP w9,#0x25 +27873 clk cpu0 R cpsr 800003c0 +27874 clk cpu0 IS (27838) 00092bf8:000010092bf8_NS 540004e0 O EL0t_n : B.EQ 0x92c94 +27875 clk cpu0 IT (27839) 00092bfc:000010092bfc_NS f9407329 O EL0t_n : LDR x9,[x25,#0xe0] +27875 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +27875 clk cpu0 R X9 0000000013000000 +27876 clk cpu0 IT (27840) 00092c00:000010092c00_NS 31000508 O EL0t_n : ADDS w8,w8,#1 +27876 clk cpu0 R cpsr 600003c0 +27876 clk cpu0 R X8 0000000000000000 +TUBE CPU0: ** TEST PASSED OK ** +27877 clk cpu0 IT (27841) 00092c04:000010092c04_NS 39000120 O EL0t_n : STRB w0,[x9,#0] +27877 clk cpu0 MW1 13000000:000013000000_NS 0a +27878 clk cpu0 IT (27842) 00092c08:000010092c08_NS d348fc00 O EL0t_n : LSR x0,x0,#8 +27878 clk cpu0 R X0 0000000000000000 +27879 clk cpu0 IS (27843) 00092c0c:000010092c0c_NS 54ffff03 O EL0t_n : B.CC 0x92bec +27880 clk cpu0 IT (27844) 00092c10:000010092c10_NS f8408f80 O EL0t_n : LDR x0,[x28,#8]! +27880 clk cpu0 MR8 0004cf90:00001004cf90_NS 2d2d2d2d_2d3e3e00 +27880 clk cpu0 R X0 2D2D2D2D2D3E3E00 +27880 clk cpu0 R X28 000000000004CF90 +27881 clk cpu0 IT (27845) 00092c14:000010092c14_NS b948fb09 O EL0t_n : LDR w9,[x24,#0x8f8] +27881 clk cpu0 MR4 030418f8:0000008418f8_NS 00000000 +27881 clk cpu0 R X9 0000000000000000 +27882 clk cpu0 IT (27846) 00092c18:000010092c18_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +27882 clk cpu0 R X8 0000000000000008 +27883 clk cpu0 IT (27847) 00092c1c:000010092c1c_NS 1100211b O EL0t_n : ADD w27,w8,#8 +27883 clk cpu0 R X27 0000000000000010 +27884 clk cpu0 IT (27848) 00092c20:000010092c20_NS 7100053f O EL0t_n : CMP w9,#1 +27884 clk cpu0 R cpsr 800003c0 +27885 clk cpu0 IT (27849) 00092c24:000010092c24_NS 54fffe21 O EL0t_n : B.NE 0x92be8 +27886 clk cpu0 IT (27850) 00092be8:000010092be8_NS 128000e8 O EL0t_n : MOV w8,#0xfffffff8 +27886 clk cpu0 R X8 00000000FFFFFFF8 +27887 clk cpu0 IT (27851) 00092bec:000010092bec_NS 72001c09 O EL0t_n : ANDS w9,w0,#0xff +27887 clk cpu0 R cpsr 400003c0 +27887 clk cpu0 R X9 0000000000000000 +27888 clk cpu0 IT (27852) 00092bf0:000010092bf0_NS 54000520 O EL0t_n : B.EQ 0x92c94 +27889 clk cpu0 IT (27853) 00092c94:000010092c94_NS 0b080368 O EL0t_n : ADD w8,w27,w8 +27889 clk cpu0 R X8 0000000000000008 +27890 clk cpu0 IT (27854) 00092c98:000010092c98_NS 11001d09 O EL0t_n : ADD w9,w8,#7 +27890 clk cpu0 R X9 000000000000000F +27891 clk cpu0 IT (27855) 00092c9c:000010092c9c_NS 8b090289 O EL0t_n : ADD x9,x20,x9 +27891 clk cpu0 R X9 000000000004CF8F +27892 clk cpu0 IT (27856) 00092ca0:000010092ca0_NS 3100211f O EL0t_n : CMN w8,#8 +27892 clk cpu0 R cpsr 000003c0 +27893 clk cpu0 IT (27857) 00092ca4:000010092ca4_NS 9a89029b O EL0t_n : CSEL x27,x20,x9,EQ +27893 clk cpu0 R X27 000000000004CF8F +27894 clk cpu0 IT (27858) 00092ca8:000010092ca8_NS 91000774 O EL0t_n : ADD x20,x27,#1 +27894 clk cpu0 R X20 000000000004CF90 +27895 clk cpu0 IT (27859) 00092cac:000010092cac_NS 17ffffc2 O EL0t_n : B 0x92bb4 +27896 clk cpu0 IT (27860) 00092bb4:000010092bb4_NS 39400288 O EL0t_n : LDRB w8,[x20,#0] +27896 clk cpu0 MR1 0004cf90:00001004cf90_NS 00 +27896 clk cpu0 R X8 0000000000000000 +27897 clk cpu0 IT (27861) 00092bb8:000010092bb8_NS 7100951f O EL0t_n : CMP w8,#0x25 +27897 clk cpu0 R cpsr 800003c0 +27898 clk cpu0 IS (27862) 00092bbc:000010092bbc_NS 540003a0 O EL0t_n : B.EQ 0x92c30 +27899 clk cpu0 IT (27863) 00092bc0:000010092bc0_NS 34001ec8 O EL0t_n : CBZ w8,0x92f98 +27900 clk cpu0 IT (27864) 00092f98:000010092f98_NS d5033f9f O EL0t_n : DSB SY +27901 clk cpu0 IT (27865) 00092f9c:000010092f9c_NS a9497bf3 O EL0t_n : LDP x19,x30,[sp,#0x90] +27901 clk cpu0 MR8 03045840:000000845840_NS 00000000_0004cf7a +27901 clk cpu0 MR8 03045848:000000845848_NS 00000000_0009c560 +27901 clk cpu0 R X19 000000000004CF7A +27901 clk cpu0 R X30 000000000009C560 +27902 clk cpu0 IT (27866) 00092fa0:000010092fa0_NS a94853f5 O EL0t_n : LDP x21,x20,[sp,#0x80] +27902 clk cpu0 MR8 03045830:000000845830_NS 00000000_00000000 +27902 clk cpu0 MR8 03045838:000000845838_NS 00000000_03008528 +27902 clk cpu0 R X20 0000000003008528 +27902 clk cpu0 R X21 0000000000000000 +27903 clk cpu0 IT (27867) 00092fa4:000010092fa4_NS a9475bf7 O EL0t_n : LDP x23,x22,[sp,#0x70] +27903 clk cpu0 MR8 03045820:000000845820_NS 00000000_00000000 +27903 clk cpu0 MR8 03045828:000000845828_NS 00000000_90000000 +27903 clk cpu0 R X22 0000000090000000 +27903 clk cpu0 R X23 0000000000000000 +27904 clk cpu0 IT (27868) 00092fa8:000010092fa8_NS a94663f9 O EL0t_n : LDP x25,x24,[sp,#0x60] +27904 clk cpu0 MR8 03045810:000000845810_NS 00000000_0000003c +27904 clk cpu0 MR8 03045818:000000845818_NS 00000000_00007c00 +27904 clk cpu0 R X24 0000000000007C00 +27904 clk cpu0 R X25 000000000000003C +27905 clk cpu0 IT (27869) 00092fac:000010092fac_NS a9456bfb O EL0t_n : LDP x27,x26,[sp,#0x50] +27905 clk cpu0 MR8 03045800:000000845800_NS 00010001_00010001 +27905 clk cpu0 MR8 03045808:000000845808_NS ffe000ff_ffe000ff +27905 clk cpu0 R X26 FFE000FFFFE000FF +27905 clk cpu0 R X27 0001000100010001 +27906 clk cpu0 IT (27870) 00092fb0:000010092fb0_NS f94023fc O EL0t_n : LDR x28,[sp,#0x40] +27906 clk cpu0 MR8 030457f0:0000008457f0_NS ff7fff7f_ff7fff7f +27906 clk cpu0 R X28 FF7FFF7FFF7FFF7F +27907 clk cpu0 IT (27871) 00092fb4:000010092fb4_NS 910283ff O EL0t_n : ADD sp,sp,#0xa0 +27907 clk cpu0 R SP_EL0 0000000003045850 +27908 clk cpu0 IT (27872) 00092fb8:000010092fb8_NS d65f03c0 O EL0t_n : RET +27909 clk cpu0 IT (27873) 0009c560:00001009c560_NS 52800020 O EL0t_n : MOV w0,#1 +27909 clk cpu0 R X0 0000000000000001 +27910 clk cpu0 IT (27874) 0009c564:00001009c564_NS 2a1503e1 O EL0t_n : MOV w1,w21 +27910 clk cpu0 R X1 0000000000000000 +27911 clk cpu0 IT (27875) 0009c568:00001009c568_NS 2a1f03e2 O EL0t_n : MOV w2,wzr +27911 clk cpu0 R X2 0000000000000000 +27912 clk cpu0 IT (27876) 0009c56c:00001009c56c_NS d503201f O EL0t_n : NOP +27913 clk cpu0 IT (27877) 0009c570:00001009c570_NS d5033f9f O EL0t_n : DSB SY +27914 clk cpu0 IT (27878) 0009c574:00001009c574_NS aa1403e0 O EL0t_n : MOV x0,x20 +27914 clk cpu0 R X0 0000000003008528 +27915 clk cpu0 IT (27879) 0009c578:00001009c578_NS 97fffd30 O EL0t_n : BL 0x9ba38 +27915 clk cpu0 R X30 000000000009C57C +27916 clk cpu0 IT (27880) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +27917 clk cpu0 IT (27881) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +27917 clk cpu0 R X8 0000000006216000 +27918 clk cpu0 IT (27882) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27918 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27918 clk cpu0 R X8 0000000000000001 +27919 clk cpu0 IT (27883) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +27919 clk cpu0 R cpsr 800003c0 +27920 clk cpu0 IT (27884) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +27921 clk cpu0 IT (27885) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +27922 clk cpu0 IT (27886) 0009c57c:00001009c57c_NS a9487bf3 O EL0t_n : LDP x19,x30,[sp,#0x80] +27922 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_062160a2 +27922 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_00097e18 +27922 clk cpu0 R X19 00000000062160A2 +27922 clk cpu0 R X30 0000000000097E18 +27923 clk cpu0 IT (27887) 0009c580:00001009c580_NS a94753f5 O EL0t_n : LDP x21,x20,[sp,#0x70] +27923 clk cpu0 MR8 030458c0:0000008458c0_NS 00000000_02f00028 +27923 clk cpu0 MR8 030458c8:0000008458c8_NS ff83ff83_ff83ff83 +27923 clk cpu0 R X20 FF83FF83FF83FF83 +27923 clk cpu0 R X21 0000000002F00028 +27924 clk cpu0 IT (27888) 0009c584:00001009c584_NS 910243ff O EL0t_n : ADD sp,sp,#0x90 +27924 clk cpu0 R SP_EL0 00000000030458E0 +27925 clk cpu0 IT (27889) 0009c588:00001009c588_NS d65f03c0 O EL0t_n : RET +27926 clk cpu0 IT (27890) 00097e18:000010097e18_NS f0030be0 O EL0t_n : ADRP x0,0x6216e18 +27926 clk cpu0 R X0 0000000006216000 +27927 clk cpu0 IT (27891) 00097e1c:000010097e1c_NS 91013000 O EL0t_n : ADD x0,x0,#0x4c +27927 clk cpu0 R X0 000000000621604C +27928 clk cpu0 IT (27892) 00097e20:000010097e20_NS b8415401 O EL0t_n : LDR w1,[x0],#0x15 +27928 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27928 clk cpu0 R X0 0000000006216061 +27928 clk cpu0 R X1 0000000000000001 +27929 clk cpu0 IT (27893) 00097e24:000010097e24_NS 94001554 O EL0t_n : BL 0x9d374 +27929 clk cpu0 R X30 0000000000097E28 +27930 clk cpu0 IT (27894) 0009d374:00001009d374_NS f81e0ff4 O EL0t_n : STR x20,[sp,#-0x20]! +27930 clk cpu0 MW8 030458c0:0000008458c0_NS ff83ff83_ff83ff83 +27930 clk cpu0 R SP_EL0 00000000030458C0 +27931 clk cpu0 IT (27895) 0009d378:00001009d378_NS a9017bf3 O EL0t_n : STP x19,x30,[sp,#0x10] +27931 clk cpu0 MW8 030458d0:0000008458d0_NS 00000000_062160a2 +27931 clk cpu0 MW8 030458d8:0000008458d8_NS 00000000_00097e28 +27932 clk cpu0 IT (27896) 0009d37c:00001009d37c_NS 2a0103f4 O EL0t_n : MOV w20,w1 +27932 clk cpu0 R X20 0000000000000001 +27933 clk cpu0 IT (27897) 0009d380:00001009d380_NS aa0003f3 O EL0t_n : MOV x19,x0 +27933 clk cpu0 R X19 0000000006216061 +27934 clk cpu0 IT (27898) 0009d384:00001009d384_NS 940027b7 O EL0t_n : BL 0xa7260 +27934 clk cpu0 R X30 000000000009D388 +27935 clk cpu0 IT (27899) 000a7260:0000100a7260_NS d53bd060 O EL0t_n : MRS x0,TPIDRRO_EL0 +27935 clk cpu0 R X0 0000000000000000 +27936 clk cpu0 IT (27900) 000a7264:0000100a7264_NS d61f03c0 O EL0t_n : BR x30 +27936 clk cpu0 R cpsr 800007c0 +27937 clk cpu0 IT (27901) 0009d388:00001009d388_NS b9000fe0 O EL0t_n : STR w0,[sp,#0xc] +27937 clk cpu0 MW4 030458cc:0000008458cc_NS 00000000 +27937 clk cpu0 R cpsr 800003c0 +27938 clk cpu0 IT (27902) 0009d38c:00001009d38c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +27938 clk cpu0 MR4 030458cc:0000008458cc_NS 00000000 +27938 clk cpu0 R X8 0000000000000000 +27939 clk cpu0 IT (27903) 0009d390:00001009d390_NS 91000e69 O EL0t_n : ADD x9,x19,#3 +27939 clk cpu0 R X9 0000000006216064 +27940 clk cpu0 IT (27904) 0009d394:00001009d394_NS 38686928 O EL0t_n : LDRB w8,[x9,x8] +27940 clk cpu0 MR1 06216064:000015216064_NS 00 +27940 clk cpu0 R X8 0000000000000000 +27941 clk cpu0 IT (27905) 0009d398:00001009d398_NS b9400fea O EL0t_n : LDR w10,[sp,#0xc] +27941 clk cpu0 MR4 030458cc:0000008458cc_NS 00000000 +27941 clk cpu0 R X10 0000000000000000 +27942 clk cpu0 IT (27906) 0009d39c:00001009d39c_NS 2a2803e8 O EL0t_n : MVN w8,w8 +27942 clk cpu0 R X8 00000000FFFFFFFF +27943 clk cpu0 IT (27907) 0009d3a0:00001009d3a0_NS 382a6928 O EL0t_n : STRB w8,[x9,x10] +27943 clk cpu0 MW1 06216064:000015216064_NS ff +27943 clk cpu0 CACHE cpu.cpu0.l1dcache LINE 0103 DIRTY 0x000015216040_NS +27943 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 CLEAN 0x000015216040_NS +27943 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 1810 INVAL 0x000015216040_NS +27944 clk cpu0 IT (27908) 0009d3a4:00001009d3a4_NS d5033f9f O EL0t_n : DSB SY +27945 clk cpu0 IT (27909) 0009d3a8:00001009d3a8_NS aa1303e0 O EL0t_n : MOV x0,x19 +27945 clk cpu0 R X0 0000000006216061 +27946 clk cpu0 IT (27910) 0009d3ac:00001009d3ac_NS 97ffed6c O EL0t_n : BL 0x9895c +27946 clk cpu0 R X30 000000000009D3B0 +27947 clk cpu0 IT (27911) 0009895c:00001009895c_NS d0030be8 O EL0t_n : ADRP x8,0x621695c +27947 clk cpu0 R X8 0000000006216000 +27948 clk cpu0 IT (27912) 00098960:000010098960_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27948 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27948 clk cpu0 R X8 0000000000000001 +27949 clk cpu0 IT (27913) 00098964:000010098964_NS 7100091f O EL0t_n : CMP w8,#2 +27949 clk cpu0 R cpsr 800003c0 +27950 clk cpu0 IT (27914) 00098968:000010098968_NS 54000043 O EL0t_n : B.CC 0x98970 +27951 clk cpu0 IT (27915) 00098970:000010098970_NS d65f03c0 O EL0t_n : RET +27952 clk cpu0 IT (27916) 0009d3b0:00001009d3b0_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +27952 clk cpu0 MR1 06216062:000015216062_NS 00 +27952 clk cpu0 R X8 0000000000000000 +27953 clk cpu0 IT (27917) 0009d3b4:00001009d3b4_NS 11000508 O EL0t_n : ADD w8,w8,#1 +27953 clk cpu0 R X8 0000000000000001 +27954 clk cpu0 IT (27918) 0009d3b8:00001009d3b8_NS 39000668 O EL0t_n : STRB w8,[x19,#1] +27954 clk cpu0 MW1 06216062:000015216062_NS 01 +27955 clk cpu0 IT (27919) 0009d3bc:00001009d3bc_NS 39400668 O EL0t_n : LDRB w8,[x19,#1] +27955 clk cpu0 MR1 06216062:000015216062_NS 01 +27955 clk cpu0 R X8 0000000000000001 +27956 clk cpu0 IT (27920) 0009d3c0:00001009d3c0_NS 6b14011f O EL0t_n : CMP w8,w20 +27956 clk cpu0 R cpsr 600003c0 +27957 clk cpu0 IS (27921) 0009d3c4:00001009d3c4_NS 540002c1 O EL0t_n : B.NE 0x9d41c +27958 clk cpu0 IT (27922) 0009d3c8:00001009d3c8_NS 3900067f O EL0t_n : STRB wzr,[x19,#1] +27958 clk cpu0 MW1 06216062:000015216062_NS 00 +27959 clk cpu0 IT (27923) 0009d3cc:00001009d3cc_NS b9000bff O EL0t_n : STR wzr,[sp,#8] +27959 clk cpu0 MW4 030458c8:0000008458c8_NS 00000000 +27960 clk cpu0 IT (27924) 0009d3d0:00001009d3d0_NS b0030bc8 O EL0t_n : ADRP x8,0x62163d0 +27960 clk cpu0 R X8 0000000006216000 +27961 clk cpu0 IT (27925) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +27961 clk cpu0 MR4 030458c8:0000008458c8_NS 00000000 +27961 clk cpu0 R X9 0000000000000000 +27962 clk cpu0 IT (27926) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +27962 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27962 clk cpu0 R X10 0000000000000001 +27963 clk cpu0 IT (27927) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +27963 clk cpu0 R cpsr 800003c0 +27964 clk cpu0 IS (27928) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +27965 clk cpu0 IT (27929) 0009d3e4:00001009d3e4_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +27965 clk cpu0 MR4 030458cc:0000008458cc_NS 00000000 +27965 clk cpu0 R X9 0000000000000000 +27966 clk cpu0 IT (27930) 0009d3e8:00001009d3e8_NS 91000e6a O EL0t_n : ADD x10,x19,#3 +27966 clk cpu0 R X10 0000000006216064 +27967 clk cpu0 IT (27931) 0009d3ec:00001009d3ec_NS 38696949 O EL0t_n : LDRB w9,[x10,x9] +27967 clk cpu0 MR1 06216064:000015216064_NS ff +27967 clk cpu0 R X9 00000000000000FF +27968 clk cpu0 IT (27932) 0009d3f0:00001009d3f0_NS b9400beb O EL0t_n : LDR w11,[sp,#8] +27968 clk cpu0 MR4 030458c8:0000008458c8_NS 00000000 +27968 clk cpu0 R X11 0000000000000000 +27969 clk cpu0 IT (27933) 0009d3f4:00001009d3f4_NS 382b6949 O EL0t_n : STRB w9,[x10,x11] +27969 clk cpu0 MW1 06216064:000015216064_NS ff +27970 clk cpu0 IT (27934) 0009d3f8:00001009d3f8_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +27970 clk cpu0 MR4 030458c8:0000008458c8_NS 00000000 +27970 clk cpu0 R X9 0000000000000000 +27971 clk cpu0 IT (27935) 0009d3fc:00001009d3fc_NS 11000529 O EL0t_n : ADD w9,w9,#1 +27971 clk cpu0 R X9 0000000000000001 +27971 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 INVAL 0x000010035400_NS +27971 clk cpu0 CACHE cpu.cpu0.l1icache LINE 00a1 ALLOC 0x00001009d400_NS +27972 clk cpu0 IT (27936) 0009d400:00001009d400_NS b9000be9 O EL0t_n : STR w9,[sp,#8] +27972 clk cpu0 MW4 030458c8:0000008458c8_NS 00000001 +27973 clk cpu0 IT (27937) 0009d404:00001009d404_NS 17fffff4 O EL0t_n : B 0x9d3d4 +27974 clk cpu0 IT (27938) 0009d3d4:00001009d3d4_NS b9400be9 O EL0t_n : LDR w9,[sp,#8] +27974 clk cpu0 MR4 030458c8:0000008458c8_NS 00000001 +27974 clk cpu0 R X9 0000000000000001 +27975 clk cpu0 IT (27939) 0009d3d8:00001009d3d8_NS b9404d0a O EL0t_n : LDR w10,[x8,#0x4c] +27975 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27975 clk cpu0 R X10 0000000000000001 +27976 clk cpu0 IT (27940) 0009d3dc:00001009d3dc_NS 6b0a013f O EL0t_n : CMP w9,w10 +27976 clk cpu0 R cpsr 600003c0 +27977 clk cpu0 IT (27941) 0009d3e0:00001009d3e0_NS 54000142 O EL0t_n : B.CS 0x9d408 +27978 clk cpu0 IT (27942) 0009d408:00001009d408_NS d5033fbf O EL0t_n : DMB SY +27979 clk cpu0 IT (27943) 0009d40c:00001009d40c_NS b9400fe8 O EL0t_n : LDR w8,[sp,#0xc] +27979 clk cpu0 MR4 030458cc:0000008458cc_NS 00000000 +27979 clk cpu0 R X8 0000000000000000 +27980 clk cpu0 IT (27944) 0009d410:00001009d410_NS 8b080268 O EL0t_n : ADD x8,x19,x8 +27980 clk cpu0 R X8 0000000006216061 +27981 clk cpu0 IT (27945) 0009d414:00001009d414_NS 39400d08 O EL0t_n : LDRB w8,[x8,#3] +27981 clk cpu0 MR1 06216064:000015216064_NS ff +27981 clk cpu0 R X8 00000000000000FF +27982 clk cpu0 IT (27946) 0009d418:00001009d418_NS 39000a68 O EL0t_n : STRB w8,[x19,#2] +27982 clk cpu0 MW1 06216063:000015216063_NS ff +27983 clk cpu0 IT (27947) 0009d41c:00001009d41c_NS d5033f9f O EL0t_n : DSB SY +27984 clk cpu0 IT (27948) 0009d420:00001009d420_NS aa1303e0 O EL0t_n : MOV x0,x19 +27984 clk cpu0 R X0 0000000006216061 +27985 clk cpu0 IT (27949) 0009d424:00001009d424_NS 97fff985 O EL0t_n : BL 0x9ba38 +27985 clk cpu0 R X30 000000000009D428 +27986 clk cpu0 IT (27950) 0009ba38:00001009ba38_NS d5033fbf O EL0t_n : DMB SY +27987 clk cpu0 IT (27951) 0009ba3c:00001009ba3c_NS f0030bc8 O EL0t_n : ADRP x8,0x6216a3c +27987 clk cpu0 R X8 0000000006216000 +27988 clk cpu0 IT (27952) 0009ba40:00001009ba40_NS b9404d08 O EL0t_n : LDR w8,[x8,#0x4c] +27988 clk cpu0 MR4 0621604c:00001521604c_NS 00000001 +27988 clk cpu0 R X8 0000000000000001 +27989 clk cpu0 IT (27953) 0009ba44:00001009ba44_NS 7100091f O EL0t_n : CMP w8,#2 +27989 clk cpu0 R cpsr 800003c0 +27990 clk cpu0 IT (27954) 0009ba48:00001009ba48_NS 54000083 O EL0t_n : B.CC 0x9ba58 +27991 clk cpu0 IT (27955) 0009ba58:00001009ba58_NS d65f03c0 O EL0t_n : RET +27992 clk cpu0 IT (27956) 0009d428:00001009d428_NS 39400a68 O EL0t_n : LDRB w8,[x19,#2] +27992 clk cpu0 MR1 06216063:000015216063_NS ff +27992 clk cpu0 R X8 00000000000000FF +27993 clk cpu0 IT (27957) 0009d42c:00001009d42c_NS b9400fe9 O EL0t_n : LDR w9,[sp,#0xc] +27993 clk cpu0 MR4 030458cc:0000008458cc_NS 00000000 +27993 clk cpu0 R X9 0000000000000000 +27994 clk cpu0 IT (27958) 0009d430:00001009d430_NS 8b090269 O EL0t_n : ADD x9,x19,x9 +27994 clk cpu0 R X9 0000000006216061 +27995 clk cpu0 IT (27959) 0009d434:00001009d434_NS 39400d29 O EL0t_n : LDRB w9,[x9,#3] +27995 clk cpu0 MR1 06216064:000015216064_NS ff +27995 clk cpu0 R X9 00000000000000FF +27996 clk cpu0 IT (27960) 0009d438:00001009d438_NS 6b09011f O EL0t_n : CMP w8,w9 +27996 clk cpu0 R cpsr 600003c0 +27997 clk cpu0 IT (27961) 0009d43c:00001009d43c_NS 54000060 O EL0t_n : B.EQ 0x9d448 +27998 clk cpu0 IT (27962) 0009d448:00001009d448_NS d5033fbf O EL0t_n : DMB SY +27999 clk cpu0 IT (27963) 0009d44c:00001009d44c_NS a9417bf3 O EL0t_n : LDP x19,x30,[sp,#0x10] +27999 clk cpu0 MR8 030458d0:0000008458d0_NS 00000000_062160a2 +27999 clk cpu0 MR8 030458d8:0000008458d8_NS 00000000_00097e28 +27999 clk cpu0 R X19 00000000062160A2 +27999 clk cpu0 R X30 0000000000097E28 +28000 clk cpu0 IT (27964) 0009d450:00001009d450_NS f84207f4 O EL0t_n : LDR x20,[sp],#0x20 +28000 clk cpu0 MR8 030458c0:0000008458c0_NS ff83ff83_ff83ff83 +28000 clk cpu0 R SP_EL0 00000000030458E0 +28000 clk cpu0 R X20 FF83FF83FF83FF83 +28001 clk cpu0 IT (27965) 0009d454:00001009d454_NS d65f03c0 O EL0t_n : RET +28002 clk cpu0 IT (27966) 00097e28:000010097e28_NS 97ffe090 O EL0t_n : BL 0x90068 +28002 clk cpu0 R X30 0000000000097E2C +28002 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0002 INVAL 0x00001009c040 +28002 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0002 ALLOC 0x000010090040_NS +28002 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 001a ALLOC 0x000010090040_NS +28003 clk cpu0 IT (27967) 00090068:000010090068_NS d65f03c0 O EL0t_n : RET +28004 clk cpu0 IT (27968) 00097e2c:000010097e2c_NS f84107fe O EL0t_n : LDR x30,[sp],#0x10 +28004 clk cpu0 MR8 030458e0:0000008458e0_NS 00000000_0009d868 +28004 clk cpu0 R SP_EL0 00000000030458F0 +28004 clk cpu0 R X30 000000000009D868 +28005 clk cpu0 IT (27969) 00097e30:000010097e30_NS 17ffe0a8 O EL0t_n : B 0x900d0 +28005 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 INVAL 0x0000100380c0_NS +28005 clk cpu0 CACHE cpu.cpu0.l1icache LINE 0007 ALLOC 0x0000100900c0_NS +28005 clk cpu0 CACHE Validation_ARMAEMv9AMPCT.cpu.l2_cache LINE 0033 ALLOC 0x0000100900c0_NS +28006 clk cpu0 IT (27970) 000900d0:0000100900d0_NS d0030c28 O EL0t_n : ADRP x8,0x62160d0 +28006 clk cpu0 R X8 0000000006216000 +28007 clk cpu0 IT (27971) 000900d4:0000100900d4_NS f9407108 O EL0t_n : LDR x8,[x8,#0xe0] +28007 clk cpu0 MR8 062160e0:0000152160e0_NS 00000000_13000000 +28007 clk cpu0 R X8 0000000013000000 +28008 clk cpu0 IT (27972) 000900d8:0000100900d8_NS 52800089 O EL0t_n : MOV w9,#4 +28008 clk cpu0 R X9 0000000000000004 diff --git a/decoder/tests/snapshots-ete/002-ack_test_scr/trace.ini b/decoder/tests/snapshots-ete/002-ack_test_scr/trace.ini new file mode 100644 index 0000000..ea66423 --- /dev/null +++ b/decoder/tests/snapshots-ete/002-ack_test_scr/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1, + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete-bc-instr/ETE_0_s1.ini new file mode 100644 index 0000000..62661c1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x8001 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47715a13 +TRCIDR0=0x2881cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..50abb36 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/TEST_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/TEST_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..ec2e6c0 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/TEST_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..c04998a --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/leafBlock_EL3_0_l1_0_l2_0_l3_256_0_exec b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/leafBlock_EL3_0_l1_0_l2_0_l3_256_0_exec Binary files differnew file mode 100644 index 0000000..ab8412a --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/bindir_64/leafBlock_EL3_0_l1_0_l2_0_l3_256_0_exec diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/checker_metadata.ini b/decoder/tests/snapshots-ete/ete-bc-instr/checker_metadata.ini new file mode 100644 index 0000000..3a3291e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/checker_metadata.ini @@ -0,0 +1,7 @@ +[trace_source] +sessions = session1 + +[session1] +partnum = 1 +checktype = TRC_CFC_CHECK + diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/cpu_0.ini b/decoder/tests/snapshots-ete/ete-bc-instr/cpu_0.ini new file mode 100644 index 0000000..4d52d93 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/cpu_0.ini @@ -0,0 +1,32 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x70f80 + +[dump2] +file=bindir_64/leafBlock_EL3_0_l1_0_l2_0_l3_256_0_exec +address=0x01000000 +length=0x1e988 + +[dump3] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1f318 + +[dump4] +file=bindir_64/TEST_NON_DET_CODE_exec +address=0x00050000 +length=0x48 + diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/session1.bin b/decoder/tests/snapshots-ete/ete-bc-instr/session1.bin Binary files differnew file mode 100644 index 0000000..47dc6e6 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/session1.bin diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/snapshot.ini b/decoder/tests/snapshots-ete/ete-bc-instr/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete-bc-instr/trace.ini b/decoder/tests/snapshots-ete/ete-bc-instr/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-bc-instr/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s1.ini new file mode 100644 index 0000000..62661c1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x8001 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47715a13 +TRCIDR0=0x2881cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s2.ini b/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s2.ini new file mode 100644 index 0000000..f865cca --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/ETE_0_s2.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s2 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x8001 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47715a13 +TRCIDR0=0x2881cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ete-wfet/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete-wfet/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..64b2d51 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete-wfet/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete-wfet/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..4788930 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete-wfet/cpu_0.ini b/decoder/tests/snapshots-ete/ete-wfet/cpu_0.ini new file mode 100644 index 0000000..6fbb20f --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x843a0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1c938 + diff --git a/decoder/tests/snapshots-ete/ete-wfet/session1.bin b/decoder/tests/snapshots-ete/ete-wfet/session1.bin Binary files differnew file mode 100644 index 0000000..734fd3c --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/session1.bin diff --git a/decoder/tests/snapshots-ete/ete-wfet/session2.bin b/decoder/tests/snapshots-ete/ete-wfet/session2.bin new file mode 100644 index 0000000..e69de29 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/session2.bin diff --git a/decoder/tests/snapshots-ete/ete-wfet/snapshot.ini b/decoder/tests/snapshots-ete/ete-wfet/snapshot.ini new file mode 100644 index 0000000..299b376 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/snapshot.ini @@ -0,0 +1,12 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini +device2=ETE_0_s2.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete-wfet/trace.ini b/decoder/tests/snapshots-ete/ete-wfet/trace.ini new file mode 100644 index 0000000..3a31929 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete-wfet/trace.ini @@ -0,0 +1,22 @@ +[trace_buffers] +buffers=buffer1,buffer2 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + +[buffer2] +name=ETB_2 +file=session2.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 +ETE_0_s2=ETB_2 + +[core_trace_sources] +cpu_0=ETE_0_s1 +cpu_0=ETE_0_s2 + diff --git a/decoder/tests/snapshots-ete/ete_ip/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete_ip/ETE_0_s1.ini new file mode 100644 index 0000000..5334605 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/Root_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/Root_exec Binary files differnew file mode 100644 index 0000000..c0c7809 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/Root_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..f87ab09 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/check_point_5_0_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/check_point_5_0_exec Binary files differnew file mode 100644 index 0000000..672e9aa --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/check_point_5_0_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/code_3_0_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/code_3_0_exec Binary files differnew file mode 100644 index 0000000..b8654f8 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/code_3_0_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/input_4_0_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/input_4_0_exec Binary files differnew file mode 100644 index 0000000..fcdb82b --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/input_4_0_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_32/testname_2_0_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_32/testname_2_0_exec Binary files differnew file mode 100644 index 0000000..0d0ceb0 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_32/testname_2_0_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..88a6dbf --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_ip/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..9aa491c --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_ip/cpu_0.ini b/decoder/tests/snapshots-ete/ete_ip/cpu_0.ini new file mode 100644 index 0000000..8858fbc --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/cpu_0.ini @@ -0,0 +1,52 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0 +SP(size:64)=0 +SCTLR_EL1=0 +CPSR=0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00010000 +length=0x53ce0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x1888c + +[dump3] +file=bindir_32/check_point_5_0_exec +address=0x02800000 +length=0x900 + +[dump4] +file=bindir_32/VAL_NON_DET_CODE_exec +address=0x001a0000 +length=0x14290 + +[dump5] +file=bindir_32/input_4_0_exec +address=0x02000000 +length=0x600 + +[dump6] +file=bindir_32/testname_2_0_exec +address=0x00300000 +length=0x1c + +[dump7] +file=bindir_32/code_3_0_exec +address=0x01000000 +length=0x228 + +[dump8] +file=bindir_32/Root_exec +address=0x00120000 +length=0xba30 + diff --git a/decoder/tests/snapshots-ete/ete_ip/session1.bin b/decoder/tests/snapshots-ete/ete_ip/session1.bin Binary files differnew file mode 100644 index 0000000..8033599 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/session1.bin diff --git a/decoder/tests/snapshots-ete/ete_ip/snapshot.ini b/decoder/tests/snapshots-ete/ete_ip/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete_ip/trace.ini b/decoder/tests/snapshots-ete/ete_ip/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_ip/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete_mem/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete_mem/ETE_0_s1.ini new file mode 100644 index 0000000..5334605 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/OTHERS_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/OTHERS_exec Binary files differnew file mode 100644 index 0000000..7a88c76 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..76bc7d5 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_55_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_55_0_exec Binary files differnew file mode 100644 index 0000000..20d5cb8 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_55_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_56_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_56_0_exec Binary files differnew file mode 100644 index 0000000..df0e3fb --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/checkpoint_56_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_11_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_11_0_exec Binary files differnew file mode 100644 index 0000000..69ebe2e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_11_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_12_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_12_0_exec Binary files differnew file mode 100644 index 0000000..92d3ca8 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_12_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_13_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_13_0_exec Binary files differnew file mode 100644 index 0000000..0ac9f0a --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_13_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_14_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_14_0_exec Binary files differnew file mode 100644 index 0000000..ea0abb1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_14_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_57_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_57_0_exec Binary files differnew file mode 100644 index 0000000..32dcec7 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_57_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_58_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_58_0_exec Binary files differnew file mode 100644 index 0000000..103cadf --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_58_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_7_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_7_0_exec Binary files differnew file mode 100644 index 0000000..e9e85d6 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_7_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/bindir/code_9_0_exec b/decoder/tests/snapshots-ete/ete_mem/bindir/code_9_0_exec Binary files differnew file mode 100644 index 0000000..a981152 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/bindir/code_9_0_exec diff --git a/decoder/tests/snapshots-ete/ete_mem/checker_metadata.ini b/decoder/tests/snapshots-ete/ete_mem/checker_metadata.ini new file mode 100644 index 0000000..be7327c --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/checker_metadata.ini @@ -0,0 +1,7 @@ +[trace_source] +sessions = session1 + +[session1] +partnum = 5 +checktype = TRC_CFC_CHECK + diff --git a/decoder/tests/snapshots-ete/ete_mem/cpu_0.ini b/decoder/tests/snapshots-ete/ete_mem/cpu_0.ini new file mode 100644 index 0000000..77395d4 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/cpu_0.ini @@ -0,0 +1,72 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir/code_14_0_exec +address=0x010003d4 +length=0x3b0 + +[dump2] +file=bindir/code_12_0_exec +address=0x010000b8 +length=0x1dc + +[dump3] +file=bindir/OTHERS_exec +address=0x00010000 +length=0x48110 + +[dump4] +file=bindir/code_57_0_exec +address=0x80000438 +length=0x1c + +[dump5] +file=bindir/code_58_0_exec +address=0x80100fe0 +length=0xc + +[dump6] +file=bindir/code_11_0_exec +address=0x010000a8 +length=0x4 + +[dump7] +file=bindir/code_13_0_exec +address=0x01000298 +length=0x13c + +[dump8] +file=bindir/code_9_0_exec +address=0x01000090 +length=0x10 + +[dump9] +file=bindir/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x1888c + +[dump10] +file=bindir/checkpoint_56_0_exec +address=0x70000008 +length=0x60 + +[dump11] +file=bindir/checkpoint_55_0_exec +address=0x70000000 +length=0x8 + +[dump12] +file=bindir/code_7_0_exec +address=0x01000000 +length=0x84 + diff --git a/decoder/tests/snapshots-ete/ete_mem/session1.bin b/decoder/tests/snapshots-ete/ete_mem/session1.bin Binary files differnew file mode 100644 index 0000000..4152369 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/session1.bin diff --git a/decoder/tests/snapshots-ete/ete_mem/snapshot.ini b/decoder/tests/snapshots-ete/ete_mem/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete_mem/trace.ini b/decoder/tests/snapshots-ete/ete_mem/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_mem/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete_spec_1/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete_spec_1/ETE_0_s1.ini new file mode 100644 index 0000000..9c75dc6 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0xFF + diff --git a/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..ba241e2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..1516eb2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_1/cpu_0.ini b/decoder/tests/snapshots-ete/ete_spec_1/cpu_0.ini new file mode 100644 index 0000000..cf3b30e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x67300 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + diff --git a/decoder/tests/snapshots-ete/ete_spec_1/session1.bin b/decoder/tests/snapshots-ete/ete_spec_1/session1.bin Binary files differnew file mode 100644 index 0000000..fba570e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/session1.bin diff --git a/decoder/tests/snapshots-ete/ete_spec_1/snapshot.ini b/decoder/tests/snapshots-ete/ete_spec_1/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete_spec_1/trace.ini b/decoder/tests/snapshots-ete/ete_spec_1/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_1/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete_spec_2/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete_spec_2/ETE_0_s1.ini new file mode 100644 index 0000000..af46467 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x6 + diff --git a/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..ba241e2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..1516eb2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_2/cpu_0.ini b/decoder/tests/snapshots-ete/ete_spec_2/cpu_0.ini new file mode 100644 index 0000000..cf3b30e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x67300 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + diff --git a/decoder/tests/snapshots-ete/ete_spec_2/session1.bin b/decoder/tests/snapshots-ete/ete_spec_2/session1.bin Binary files differnew file mode 100644 index 0000000..0f01373 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/session1.bin diff --git a/decoder/tests/snapshots-ete/ete_spec_2/snapshot.ini b/decoder/tests/snapshots-ete/ete_spec_2/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete_spec_2/trace.ini b/decoder/tests/snapshots-ete/ete_spec_2/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_2/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ete_spec_3/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ete_spec_3/ETE_0_s1.ini new file mode 100644 index 0000000..33b67c4 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0xf + diff --git a/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..ba241e2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..1516eb2 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ete_spec_3/cpu_0.ini b/decoder/tests/snapshots-ete/ete_spec_3/cpu_0.ini new file mode 100644 index 0000000..cf3b30e --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x67300 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + diff --git a/decoder/tests/snapshots-ete/ete_spec_3/session1.bin b/decoder/tests/snapshots-ete/ete_spec_3/session1.bin Binary files differnew file mode 100644 index 0000000..904858a --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/session1.bin diff --git a/decoder/tests/snapshots-ete/ete_spec_3/snapshot.ini b/decoder/tests/snapshots-ete/ete_spec_3/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ete_spec_3/trace.ini b/decoder/tests/snapshots-ete/ete_spec_3/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ete_spec_3/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/event_test/ETE_0_s1.ini b/decoder/tests/snapshots-ete/event_test/ETE_0_s1.ini new file mode 100644 index 0000000..7ab3d25 --- /dev/null +++ b/decoder/tests/snapshots-ete/event_test/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/event_test/cpu_0.ini b/decoder/tests/snapshots-ete/event_test/cpu_0.ini new file mode 100644 index 0000000..bbb5f35 --- /dev/null +++ b/decoder/tests/snapshots-ete/event_test/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00010000 +length=0x67460 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x18a5c + diff --git a/decoder/tests/snapshots-ete/event_test/session1.bin b/decoder/tests/snapshots-ete/event_test/session1.bin Binary files differnew file mode 100644 index 0000000..9d70827 --- /dev/null +++ b/decoder/tests/snapshots-ete/event_test/session1.bin diff --git a/decoder/tests/snapshots-ete/event_test/snapshot.ini b/decoder/tests/snapshots-ete/event_test/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/event_test/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/event_test/trace.ini b/decoder/tests/snapshots-ete/event_test/trace.ini new file mode 100644 index 0000000..68a318a --- /dev/null +++ b/decoder/tests/snapshots-ete/event_test/trace.ini @@ -0,0 +1,14 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/infrastructure/README-TEST-NOTES.txt b/decoder/tests/snapshots-ete/infrastructure/README-TEST-NOTES.txt new file mode 100644 index 0000000..afacd23 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/README-TEST-NOTES.txt @@ -0,0 +1,9 @@ +ETE Test Snapshot. +------------------ + +This test snapshot is an ETMv4 sourced trace snapshot, with the device files altered +from ETMv4 to ETE. This is to test the infrastructure of creating and running an ETE +decoder, not the new packet types etc. + +Running this on the library may will cause errors on ERET packets unless the debug define +is set to ignore EREI (ETE_TRACE_ERET_AS_IGNORE in trc_pkt_proc_etmv4i_impl.cpp) diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_0.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_0.ini new file mode 100644 index 0000000..957ccd4 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_0.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_1.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_1.ini new file mode 100644 index 0000000..fc9e7c9 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_1.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_1 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_2.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_2.ini new file mode 100644 index 0000000..d2e7f20 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_2.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_2 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_3.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_3.ini new file mode 100644 index 0000000..ef5a6f1 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_3.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_3 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_4.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_4.ini new file mode 100644 index 0000000..6622112 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_4.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_4 +class=core +type=Cortex-A57 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cpu_5.ini b/decoder/tests/snapshots-ete/infrastructure/cpu_5.ini new file mode 100644 index 0000000..78a8777 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cpu_5.ini @@ -0,0 +1,16 @@ +[device] +name=cpu_5 +class=core +type=Cortex-A57 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + +[dump1] +file=kernel_dump.bin +address=0xFFFFFFC000081000 +length=0x00050000 + diff --git a/decoder/tests/snapshots-ete/infrastructure/cstrace.bin b/decoder/tests/snapshots-ete/infrastructure/cstrace.bin Binary files differnew file mode 100644 index 0000000..ff34c50 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cstrace.bin diff --git a/decoder/tests/snapshots-ete/infrastructure/cstraceitm.bin b/decoder/tests/snapshots-ete/infrastructure/cstraceitm.bin Binary files differnew file mode 100644 index 0000000..029505c --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/cstraceitm.bin diff --git a/decoder/tests/snapshots-ete/infrastructure/device_10.ini b/decoder/tests/snapshots-ete/infrastructure/device_10.ini new file mode 100644 index 0000000..492d866 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_10.ini @@ -0,0 +1,14 @@ +[device] +name=ETM_4 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000014 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13
\ No newline at end of file diff --git a/decoder/tests/snapshots-ete/infrastructure/device_11.ini b/decoder/tests/snapshots-ete/infrastructure/device_11.ini new file mode 100644 index 0000000..6685857 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_11.ini @@ -0,0 +1,14 @@ +[device] +name=ETM_5 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000015 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13 diff --git a/decoder/tests/snapshots-ete/infrastructure/device_12.ini b/decoder/tests/snapshots-ete/infrastructure/device_12.ini new file mode 100644 index 0000000..b6cc8a3 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_12.ini @@ -0,0 +1,7 @@ +[device] +name=STM_12 +class=trace_source +type=STM + +[regs] +STMTCSR(0x3A0)=0x00A00005 diff --git a/decoder/tests/snapshots-ete/infrastructure/device_6.ini b/decoder/tests/snapshots-ete/infrastructure/device_6.ini new file mode 100644 index 0000000..002a84a --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_6.ini @@ -0,0 +1,14 @@ +[device] +name=ETM_0 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000010 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13
\ No newline at end of file diff --git a/decoder/tests/snapshots-ete/infrastructure/device_7.ini b/decoder/tests/snapshots-ete/infrastructure/device_7.ini new file mode 100644 index 0000000..ab640d3 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_7.ini @@ -0,0 +1,15 @@ +[device] +name=ETM_1 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000011 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13 + diff --git a/decoder/tests/snapshots-ete/infrastructure/device_8.ini b/decoder/tests/snapshots-ete/infrastructure/device_8.ini new file mode 100644 index 0000000..b7c34b1 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_8.ini @@ -0,0 +1,14 @@ +[device] +name=ETM_2 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000012 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13 diff --git a/decoder/tests/snapshots-ete/infrastructure/device_9.ini b/decoder/tests/snapshots-ete/infrastructure/device_9.ini new file mode 100644 index 0000000..aa6396a --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/device_9.ini @@ -0,0 +1,14 @@ +[device] +name=ETM_3 +class=trace_source +type=ETE + +[regs] +TRCCONFIGR(0x004)=0x000000C1 +TRCTRACEIDR(0x010)=0x00000013 +TRCAUTHSTATUS(0x3EE)=0x000000CC +TRCIDR0(0x078)=0x28000EA1 +TRCIDR1(0x079)=0x4100FFF0 +TRCIDR2(0x07A)=0x00000488 +TRCIDR8(0x060)=0x00000000 +TRCDEVARCH(0x3EF)=0x47705A13 diff --git a/decoder/tests/snapshots-ete/infrastructure/kernel_dump.bin b/decoder/tests/snapshots-ete/infrastructure/kernel_dump.bin Binary files differnew file mode 100644 index 0000000..af4eed0 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/kernel_dump.bin diff --git a/decoder/tests/snapshots-ete/infrastructure/snapshot.ini b/decoder/tests/snapshots-ete/infrastructure/snapshot.ini new file mode 100644 index 0000000..7e1b613 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/snapshot.ini @@ -0,0 +1,21 @@ +[snapshot] +version=1.0 + +[device_list] +device0=cpu_0.ini +device1=cpu_1.ini +device2=cpu_2.ini +device3=cpu_3.ini +device4=cpu_4.ini +device5=cpu_5.ini +device6=device_6.ini +device7=device_7.ini +device8=device_8.ini +device9=device_9.ini +device10=device_10.ini +device11=device_11.ini +device12=device_12.ini + + +[trace] +metadata=trace.ini diff --git a/decoder/tests/snapshots-ete/infrastructure/trace.ini b/decoder/tests/snapshots-ete/infrastructure/trace.ini new file mode 100644 index 0000000..ef7ff33 --- /dev/null +++ b/decoder/tests/snapshots-ete/infrastructure/trace.ini @@ -0,0 +1,29 @@ +[trace_buffers] +buffers=buffer0,buffer1 + +[buffer0] +name=ETB_0 +file=cstrace.bin +format=coresight + +[buffer1] +name=ETB_1 +file=cstraceitm.bin +format=coresight + +[source_buffers] +ETM_0=ETB_0 +ETM_1=ETB_0 +ETM_2=ETB_0 +ETM_3=ETB_0 +ETM_4=ETB_0 +ETM_5=ETB_0 +STM_12=ETB_1 + +[core_trace_sources] +cpu_0=ETM_0 +cpu_1=ETM_1 +cpu_2=ETM_2 +cpu_3=ETM_3 +cpu_4=ETM_4 +cpu_5=ETM_5 diff --git a/decoder/tests/snapshots-ete/q_elem/ETE_0_s1.ini b/decoder/tests/snapshots-ete/q_elem/ETE_0_s1.ini new file mode 100644 index 0000000..1c8e642 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0xa001 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/q_elem/ETE_0_s2.ini b/decoder/tests/snapshots-ete/q_elem/ETE_0_s2.ini new file mode 100644 index 0000000..453a397 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/ETE_0_s2.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s2 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0xa001 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/q_elem/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/q_elem/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..d7965fa --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/q_elem/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/q_elem/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..1cab79d --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/q_elem/cpu_0.ini b/decoder/tests/snapshots-ete/q_elem/cpu_0.ini new file mode 100644 index 0000000..0adec73 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x647c0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x201c0 + diff --git a/decoder/tests/snapshots-ete/q_elem/session1.bin b/decoder/tests/snapshots-ete/q_elem/session1.bin Binary files differnew file mode 100644 index 0000000..4696710 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/session1.bin diff --git a/decoder/tests/snapshots-ete/q_elem/session2.bin b/decoder/tests/snapshots-ete/q_elem/session2.bin Binary files differnew file mode 100644 index 0000000..7467aa2 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/session2.bin diff --git a/decoder/tests/snapshots-ete/q_elem/snapshot.ini b/decoder/tests/snapshots-ete/q_elem/snapshot.ini new file mode 100644 index 0000000..299b376 --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/snapshot.ini @@ -0,0 +1,12 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini +device2=ETE_0_s2.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/q_elem/trace.ini b/decoder/tests/snapshots-ete/q_elem/trace.ini new file mode 100644 index 0000000..1e22baf --- /dev/null +++ b/decoder/tests/snapshots-ete/q_elem/trace.ini @@ -0,0 +1,23 @@ +[trace_buffers] +#buffers=buffer2,buffer1 +buffers=buffer2 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + +[buffer2] +name=ETB_2 +file=session2.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 +ETE_0_s2=ETB_2 + +[core_trace_sources] +cpu_0=ETE_0_s1 +cpu_0=ETE_0_s2 + diff --git a/decoder/tests/snapshots-ete/src_addr/ETE_0_s1.ini b/decoder/tests/snapshots-ete/src_addr/ETE_0_s1.ini new file mode 100644 index 0000000..2def636 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x11 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..0cf6184 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..6bf9c48 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/checkpoint_c_0_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/checkpoint_c_0_exec Binary files differnew file mode 100644 index 0000000..ffece61 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/checkpoint_c_0_exec diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/code_9_0_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_9_0_exec Binary files differnew file mode 100644 index 0000000..c03e303 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_9_0_exec diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/code_a_1_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_a_1_exec Binary files differnew file mode 100644 index 0000000..52b968c --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_a_1_exec diff --git a/decoder/tests/snapshots-ete/src_addr/bindir_64/code_b_0_exec b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_b_0_exec Binary files differnew file mode 100644 index 0000000..f9c2ef4 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/bindir_64/code_b_0_exec diff --git a/decoder/tests/snapshots-ete/src_addr/cpu_0.ini b/decoder/tests/snapshots-ete/src_addr/cpu_0.ini new file mode 100644 index 0000000..d8921d1 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/cpu_0.ini @@ -0,0 +1,42 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x478b4 + +[dump2] +file=bindir_64/code_9_0_exec +address=0x01000000 +length=0x84 + +[dump3] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + +[dump4] +file=bindir_64/code_a_1_exec +address=0x01000090 +length=0x10 + +[dump5] +file=bindir_64/code_b_0_exec +address=0x010000ac +length=0x6c4 + +[dump6] +file=bindir_64/checkpoint_c_0_exec +address=0x02f00000 +length=0x88 + diff --git a/decoder/tests/snapshots-ete/src_addr/session1.bin b/decoder/tests/snapshots-ete/src_addr/session1.bin Binary files differnew file mode 100644 index 0000000..76335e0 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/session1.bin diff --git a/decoder/tests/snapshots-ete/src_addr/snapshot.ini b/decoder/tests/snapshots-ete/src_addr/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/src_addr/trace.ini b/decoder/tests/snapshots-ete/src_addr/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/src_addr/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/tme_simple/ETE_0_s1.ini b/decoder/tests/snapshots-ete/tme_simple/ETE_0_s1.ini new file mode 100644 index 0000000..7ab3d25 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/tme_simple/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/tme_simple/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..d6e36a4 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/tme_simple/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/tme_simple/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..30fa6b7 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/tme_simple/cpu_0.ini b/decoder/tests/snapshots-ete/tme_simple/cpu_0.ini new file mode 100644 index 0000000..100f8bb --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x695e0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + diff --git a/decoder/tests/snapshots-ete/tme_simple/session1.bin b/decoder/tests/snapshots-ete/tme_simple/session1.bin Binary files differnew file mode 100644 index 0000000..cac27d4 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/session1.bin diff --git a/decoder/tests/snapshots-ete/tme_simple/snapshot.ini b/decoder/tests/snapshots-ete/tme_simple/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/tme_simple/trace.ini b/decoder/tests/snapshots-ete/tme_simple/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_simple/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/tme_tcancel/ETE_0_s1.ini b/decoder/tests/snapshots-ete/tme_tcancel/ETE_0_s1.ini new file mode 100644 index 0000000..7ab3d25 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x0 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..4aa93ad --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..30fa6b7 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/tme_tcancel/cpu_0.ini b/decoder/tests/snapshots-ete/tme_tcancel/cpu_0.ini new file mode 100644 index 0000000..100f8bb --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x695e0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a280 + diff --git a/decoder/tests/snapshots-ete/tme_tcancel/session1.bin b/decoder/tests/snapshots-ete/tme_tcancel/session1.bin Binary files differnew file mode 100644 index 0000000..5cb0eeb --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/session1.bin diff --git a/decoder/tests/snapshots-ete/tme_tcancel/snapshot.ini b/decoder/tests/snapshots-ete/tme_tcancel/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/tme_tcancel/trace.ini b/decoder/tests/snapshots-ete/tme_tcancel/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_tcancel/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/tme_test/ETE_0_s1.ini b/decoder/tests/snapshots-ete/tme_test/ETE_0_s1.ini new file mode 100644 index 0000000..dc70aad --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x4801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/tme_test/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/tme_test/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..ce62dcb --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/tme_test/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/tme_test/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..2da92ce --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/tme_test/cpu_0.ini b/decoder/tests/snapshots-ete/tme_test/cpu_0.ini new file mode 100644 index 0000000..d8ca0c7 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x5aec0 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x1a180 + diff --git a/decoder/tests/snapshots-ete/tme_test/session1.bin b/decoder/tests/snapshots-ete/tme_test/session1.bin Binary files differnew file mode 100644 index 0000000..b784e47 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/session1.bin diff --git a/decoder/tests/snapshots-ete/tme_test/snapshot.ini b/decoder/tests/snapshots-ete/tme_test/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/tme_test/trace.ini b/decoder/tests/snapshots-ete/tme_test/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/tme_test/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/ETE_0_s1.ini b/decoder/tests/snapshots-ete/trace_file_cid_vmid/ETE_0_s1.ini new file mode 100644 index 0000000..4d89353 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0xc1 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/OTHERS_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/OTHERS_exec Binary files differnew file mode 100644 index 0000000..c71a379 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..b5e3c24 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/checkpoint_45_0_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/checkpoint_45_0_exec Binary files differnew file mode 100644 index 0000000..155490b --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/checkpoint_45_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_42_0_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_42_0_exec Binary files differnew file mode 100644 index 0000000..a3c084c --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_42_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_1_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_1_exec Binary files differnew file mode 100644 index 0000000..b2e62c9 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_1_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_3_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_3_exec Binary files differnew file mode 100644 index 0000000..69ebe2e --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_43_3_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_0_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_0_exec Binary files differnew file mode 100644 index 0000000..aca396d --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_1_exec b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_1_exec Binary files differnew file mode 100644 index 0000000..6edfd08 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/bindir/code_44_1_exec diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/cpu_0.ini b/decoder/tests/snapshots-ete/trace_file_cid_vmid/cpu_0.ini new file mode 100644 index 0000000..d1d6830 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/cpu_0.ini @@ -0,0 +1,52 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir/OTHERS_exec +address=0x00010000 +length=0x410f0 + +[dump2] +file=bindir/code_42_0_exec +address=0x01000000 +length=0x84 + +[dump3] +file=bindir/code_44_0_exec +address=0x010000b8 +length=0xf48 + +[dump4] +file=bindir/checkpoint_45_0_exec +address=0x02800000 +length=0x638 + +[dump5] +file=bindir/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x17ea0 + +[dump6] +file=bindir/code_43_3_exec +address=0x010000a8 +length=0x4 + +[dump7] +file=bindir/code_43_1_exec +address=0x01000090 +length=0x10 + +[dump8] +file=bindir/code_44_1_exec +address=0x01001000 +length=0xc44 + diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/decode/fulldecode.txt b/decoder/tests/snapshots-ete/trace_file_cid_vmid/decode/fulldecode.txt new file mode 100644 index 0000000..3114874 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/decode/fulldecode.txt @@ -0,0 +1,10250 @@ +Trace Packet Lister: CS Decode library testing +----------------------------------------------- + +** Library Version : 0.13.0-dev-ete + +Test Command Line:- +C:\work\opencsd-arm-gerrit\local-work-pp-local-only\opencsd-local\decoder\tests\build\win-vs2015\trc_pkt_lister\..\..\..\bin\win32\dbg\trc_pkt_lister.exe -ss_dir ../../../snapshots-ete/trace_file_cid_vmid -decode -logfilename ../../../snapshots-ete/trace_file_cid_vmid/decode/fulldecode.txt + +Trace Packet Lister : reading snapshot from path ../../../snapshots-ete/trace_file_cid_vmid +Using ETB_1 as trace source +Trace Packet Lister : Protocol printer ETE on Trace ID 0x0 +Trace Packet Lister : Set trace element decode printer +Gen_Info : Mapped Memory Accessors +Gen_Info : FileAcc; Range::0x10000:510ef; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/OTHERS_exec +Gen_Info : FileAcc; Range::0x1000000:1000083; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/code_42_0_exec +Gen_Info : FileAcc; Range::0x10000b8:1000fff; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/code_44_0_exec +Gen_Info : FileAcc; Range::0x2800000:2800637; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/checkpoint_45_0_exec +Gen_Info : FileAcc; Range::0x90000:a7e9f; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/VAL_NON_DET_CODE_exec +Gen_Info : FileAcc; Range::0x10000a8:10000ab; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/code_43_3_exec +Gen_Info : FileAcc; Range::0x1000090:100009f; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/code_43_1_exec +Gen_Info : FileAcc; Range::0x1001000:1001c43; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_cid_vmid\bindir/code_44_1_exec +Gen_Info : ======================== +Idx:0; ID:0; [0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x80 ]; I_ASYNC : Alignment Synchronisation. +Idx:0; ID:2; OCSD_GEN_TRC_ELEM_NO_SYNC() +Idx:12; ID:0; [0x01 0x00 ]; I_TRACE_INFO : Trace Info.; INFO=0x0 +Idx:14; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:15; ID:0; [0x82 0x6e 0x08 0x0a 0x00 0xf1 0x00 0x00 0x00 0x00 0x00 0x43 0x00 0x00 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x000A11B8; Ctxt: AArch64,EL1, NS; CID=0x00004300; VMID=0x0000; +Idx:29; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:14; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:15; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=Unk) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:29; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa11b8:[0xa11bc] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:30; ID:0; [0x9a 0x73 0x58 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0003B1CC (31:0); +Idx:35; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:35; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1cc:[0x3b1d4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:35; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:36; ID:0; [0x9a 0x14 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F050 (31:0); +Idx:41; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:41; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f050:[0x9f058] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:42; ID:0; [0x9a 0x6f 0x1f 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013FBC (31:0); +Idx:47; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:47; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13fbc:[0x13fcc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:47; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13fcc:[0x13fd0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:47; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13ff4:[0x13ff8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:47; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x141e0:[0x141f0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:48; ID:0; [0x9a 0x00 0x04 0x04 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00040800 (31:0); +Idx:53; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:53; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40800:[0x4081c] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:53; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:54; ID:0; [0x9a 0x4b 0x39 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A732C (31:0); +Idx:59; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:61; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:59; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:61; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa732c:[0xa7330] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:62; ID:0; [0x9a 0x25 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000094 (31:0); +Idx:67; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:67; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000094:[0x10000a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:67; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000a8:[0x10000ac] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:67; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000b8:[0x10000c0] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:67; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:67; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:68; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:73; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:73; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:73; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:74; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:76; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:76; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:76; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:76; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:76; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:76; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:77; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:78; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:81; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:81; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:81; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:81; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:81; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:82; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:82; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:82; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:82; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:83; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:83; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:84; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:84; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:84; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:84; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:85; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:85; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:86; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:91; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:91; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:92; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:97; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:98; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:99; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:100; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:101; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:102; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:103; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:104; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:107; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:108; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:109; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:111; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:112; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:113; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:114; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:115; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:116; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:117; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:118; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:119; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:120; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:122; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:123; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:124; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:125; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:127; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:128; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:129; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:130; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:131; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:132; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:133; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:134; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:135; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:136; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:137; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:140; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:141; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:143; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:144; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:147; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:148; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:149; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:150; ID:0; [0x9a 0x30 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010000C0 (31:0); +Idx:155; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000c0:[0x1000108] num_i(18) last_sz(4) (ISA=A64) E BR b+link ) +Idx:155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:156; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:156; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:156; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:156; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:157; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:162; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:163; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:164; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:165; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:166; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:167; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:172; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:173; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:178; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:179; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:180; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:181; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:182; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:183; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:184; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:185; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:186; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:187; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:188; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:189; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:190; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:191; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:192; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:193; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:194; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:195; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:196; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:197; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:198; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:199; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:200; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:201; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:202; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:203; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:204; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:205; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:206; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:207; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:208; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:209; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:210; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:211; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:212; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:213; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:214; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:215; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:216; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:217; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:218; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:219; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:220; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:221; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:222; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:223; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:224; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:225; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:226; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:227; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:228; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:229; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:230; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:231; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:232; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:233; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:234; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:235; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:236; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:237; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:238; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:239; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:240; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:241; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:242; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:243; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:244; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:245; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:246; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:247; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:248; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:251; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:252; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:254; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:255; ID:0; [0x9a 0x42 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000108 (31:0); +Idx:260; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:262; ID:0; [0x95 0x4a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000128 (31:0) ~[0x128] +Idx:260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000108:[0x1000128] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:260; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000128; excep num (0x03) ) +Idx:264; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:266; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:271; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:264; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:272; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:273; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:278; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:279; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:281; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:282; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:287; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:288; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:290; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:291; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:292; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:293; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:298; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:299; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:299; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:300; ID:0; [0x9a 0x4b 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100012C (31:0); +Idx:305; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:307; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:305; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100012c:[0x1000170] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:308; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:313; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:314; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:316; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:317; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:318; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:319; ID:0; [0x9a 0x5c 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000170 (31:0); +Idx:324; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000170:[0x10001bc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:325; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:326; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:327; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:328; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:329; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:330; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:331; ID:0; [0x9a 0x6f 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010001BC (31:0); +Idx:336; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10001bc:[0x1000208] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:337; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:338; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:339; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:340; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:341; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:342; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:342; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:343; ID:0; [0x9a 0x02 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000208 (31:0); +Idx:348; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000208:[0x100024c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:349; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:350; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:351; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:352; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:353; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:354; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:354; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:355; ID:0; [0x9a 0x13 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100024C (31:0); +Idx:360; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100024c:[0x1000278] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:361; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:362; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:367; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:368; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:369; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:370; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:370; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:370; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:370; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:371; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:371; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:372; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:377; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:378; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:383; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:384; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:385; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:386; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:387; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:388; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:389; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:390; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:391; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:392; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:393; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:394; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:395; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:396; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:397; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:398; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:399; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:400; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:401; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:402; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:403; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:404; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:405; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:406; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:407; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:408; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:409; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:410; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:411; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:412; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:413; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:414; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:415; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:416; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:417; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:418; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:419; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:420; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:421; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:422; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:423; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:424; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:425; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:426; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:427; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:428; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:429; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:430; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:431; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:433; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:435; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:436; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:437; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:438; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:439; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:440; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:441; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:442; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:443; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:444; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:445; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:446; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:447; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:448; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:449; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:450; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:451; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:452; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:453; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:456; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:457; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:459; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:460; ID:0; [0x9a 0x1e 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000278 (31:0); +Idx:465; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:467; ID:0; [0x95 0x26 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000298 (31:0) ~[0x98] +Idx:465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000278:[0x1000298] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:465; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000298; excep num (0x03) ) +Idx:469; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:471; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:476; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:469; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:477; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:478; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:483; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:484; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:486; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:487; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:492; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:493; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:495; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:496; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:497; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:498; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:503; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:504; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:504; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:505; ID:0; [0x9a 0x27 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100029C (31:0); +Idx:510; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:512; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:510; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100029c:[0x10002e0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:513; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:518; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:519; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:521; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:522; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:523; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:524; ID:0; [0x9a 0x38 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010002E0 (31:0); +Idx:529; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10002e0:[0x100032c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:530; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:531; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:532; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:533; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:534; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:535; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:536; ID:0; [0x9a 0x4b 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100032C (31:0); +Idx:541; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100032c:[0x1000378] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:542; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:543; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:544; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:545; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:546; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:547; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:548; ID:0; [0x9a 0x5e 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000378 (31:0); +Idx:553; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000378:[0x10003bc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:554; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:555; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:556; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:557; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:558; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:559; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:560; ID:0; [0x9a 0x6f 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010003BC (31:0); +Idx:565; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10003bc:[0x10003e8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:566; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:567; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:572; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:573; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:574; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:575; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:576; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:577; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:582; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:583; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:588; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:589; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:590; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:591; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:592; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:593; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:594; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:595; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:596; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:597; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:598; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:599; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:600; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:601; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:602; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:603; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:604; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:605; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:606; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:607; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:608; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:609; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:610; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:611; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:612; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:613; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:614; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:615; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:616; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:617; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:618; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:619; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:620; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:621; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:622; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:623; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:624; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:625; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:626; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:627; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:628; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:629; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:630; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:631; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:632; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:633; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:634; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:635; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:636; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:637; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:638; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:639; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:640; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:641; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:642; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:643; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:644; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:645; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:646; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:647; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:648; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:649; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:650; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:651; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:652; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:653; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:654; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:655; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:656; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:657; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:658; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:661; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:662; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:664; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:665; ID:0; [0x9a 0x7a 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010003E8 (31:0); +Idx:670; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:672; ID:0; [0x95 0x82 0x02 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000408 (31:0) ~[0x408] +Idx:670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10003e8:[0x1000408] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:670; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000408; excep num (0x03) ) +Idx:675; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:677; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:682; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:675; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:683; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:684; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:689; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:690; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:692; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:693; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:698; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:699; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:701; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:702; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:703; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:704; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:709; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:710; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:710; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:711; ID:0; [0x9a 0x03 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100040C (31:0); +Idx:716; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:718; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:716; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100040c:[0x1000450] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:719; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:724; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:725; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:727; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:728; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:729; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:730; ID:0; [0x9a 0x14 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000450 (31:0); +Idx:735; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000450:[0x100049c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:736; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:737; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:738; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:739; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:740; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:740; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:741; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:741; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:742; ID:0; [0x9a 0x27 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100049C (31:0); +Idx:747; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100049c:[0x10004e8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:748; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:749; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:750; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:751; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:751; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:751; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:751; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:752; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:752; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:753; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:754; ID:0; [0x9a 0x3a 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010004E8 (31:0); +Idx:759; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10004e8:[0x100052c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:760; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:761; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:762; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:763; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:764; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:765; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:766; ID:0; [0x9a 0x4b 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100052C (31:0); +Idx:771; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100052c:[0x1000558] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:772; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:773; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:778; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:779; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:780; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:781; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:782; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:782; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:783; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:788; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:788; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:789; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:794; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:795; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:796; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:797; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:798; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:799; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:800; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:801; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:802; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:803; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:804; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:805; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:806; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:807; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:808; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:809; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:810; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:811; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:812; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:813; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:814; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:815; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:816; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:817; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:818; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:819; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:820; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:821; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:822; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:823; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:824; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:825; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:826; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:827; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:828; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:829; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:830; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:831; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:832; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:833; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:834; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:835; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:836; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:837; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:838; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:839; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:840; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:841; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:842; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:843; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:844; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:845; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:846; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:847; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:848; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:849; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:850; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:851; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:852; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:853; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:854; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:855; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:856; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:857; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:858; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:859; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:860; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:861; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:862; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:863; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:864; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:865; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:868; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:869; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:871; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:872; ID:0; [0x9a 0x56 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000558 (31:0); +Idx:877; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:879; ID:0; [0x95 0x5e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000578 (31:0) ~[0x178] +Idx:877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000558:[0x1000578] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:877; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000578; excep num (0x03) ) +Idx:881; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:883; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:888; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:881; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:889; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:890; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:895; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:896; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:898; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:899; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:904; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:905; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:907; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:908; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:909; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:910; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:915; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:916; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:916; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:917; ID:0; [0x9a 0x5f 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100057C (31:0); +Idx:922; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:924; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:922; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100057c:[0x10005c0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:925; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:930; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:931; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:933; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:934; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:935; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:936; ID:0; [0x9a 0x70 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010005C0 (31:0); +Idx:941; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10005c0:[0x100060c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:942; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:943; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:944; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:945; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:946; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:947; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:948; ID:0; [0x9a 0x03 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100060C (31:0); +Idx:953; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100060c:[0x1000658] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:954; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:955; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:956; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:957; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:958; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:959; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:960; ID:0; [0x9a 0x16 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000658 (31:0); +Idx:965; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000658:[0x100069c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:966; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:967; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:968; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:969; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:970; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:971; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:972; ID:0; [0x9a 0x27 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100069C (31:0); +Idx:977; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100069c:[0x10006c8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:978; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:979; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:984; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:985; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:986; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:987; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:988; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:989; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:994; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:995; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1000; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1001; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1002; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1003; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1004; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1005; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1006; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1007; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1008; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1009; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1010; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1011; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1012; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1013; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1014; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1015; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1016; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1017; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1018; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1019; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1020; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1021; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1022; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1023; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1024; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1025; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1026; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1027; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1028; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1029; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1030; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1031; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1032; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1033; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1034; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1035; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1036; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1037; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1038; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1039; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1040; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1041; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1042; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1043; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1044; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1045; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1046; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1047; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1048; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1049; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1050; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1051; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1052; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1053; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1054; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1055; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1056; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1057; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1058; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1059; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1060; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1061; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1062; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1063; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1064; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1065; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1066; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1067; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1068; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1069; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1070; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1071; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1074; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1075; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1077; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1078; ID:0; [0x9a 0x32 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010006C8 (31:0); +Idx:1083; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1085; ID:0; [0x95 0x3a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010006E8 (31:0) ~[0xE8] +Idx:1083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10006c8:[0x10006e8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1083; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10006e8; excep num (0x03) ) +Idx:1087; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1089; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1094; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1087; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1095; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1096; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1101; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1102; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1104; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1105; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1110; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1111; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1113; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1114; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1115; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1116; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1121; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1122; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1122; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1123; ID:0; [0x9a 0x3b 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010006EC (31:0); +Idx:1128; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1130; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1128; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10006ec:[0x1000730] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1131; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1136; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1137; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1139; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1140; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1141; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1142; ID:0; [0x9a 0x4c 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000730 (31:0); +Idx:1147; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000730:[0x100077c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1148; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1149; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1150; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1151; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1152; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1153; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1153; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1154; ID:0; [0x9a 0x5f 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100077C (31:0); +Idx:1159; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100077c:[0x10007c8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1160; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1161; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1162; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1163; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1164; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1164; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1165; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1166; ID:0; [0x9a 0x72 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010007C8 (31:0); +Idx:1171; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10007c8:[0x100080c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1172; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1173; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1174; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1175; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1176; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1177; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1177; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1178; ID:0; [0x9a 0x03 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100080C (31:0); +Idx:1183; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100080c:[0x1000838] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1184; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1185; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1190; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1191; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1192; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1193; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1194; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1195; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1200; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1201; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1206; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1207; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1208; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1209; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1210; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1211; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1212; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1213; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1214; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1215; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1216; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1217; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1218; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1219; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1220; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1221; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1222; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1223; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1224; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1225; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1226; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1227; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1228; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1229; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1230; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1231; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1232; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1233; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1234; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1235; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1236; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1237; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1238; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1239; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1240; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1241; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1242; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1243; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1244; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1245; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1246; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1247; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1248; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1249; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1250; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1251; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1252; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1253; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1254; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1255; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1256; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1257; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1258; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1259; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1260; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1261; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1262; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1263; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1264; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1265; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1266; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1267; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1268; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1269; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1270; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1271; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1272; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1273; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1274; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1275; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1276; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1277; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1280; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1281; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1283; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1284; ID:0; [0x9a 0x0e 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000838 (31:0); +Idx:1289; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1291; ID:0; [0x95 0x16 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000858 (31:0) ~[0x58] +Idx:1289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000838:[0x1000858] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1289; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000858; excep num (0x03) ) +Idx:1293; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1295; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1300; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1293; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1301; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1302; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1307; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1308; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1310; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1311; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1316; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1317; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1319; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1320; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1321; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1321; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1322; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1327; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1328; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1328; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1329; ID:0; [0x9a 0x17 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100085C (31:0); +Idx:1334; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1336; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1334; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100085c:[0x10008a0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1337; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1342; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1342; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1342; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1343; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1345; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1346; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1346; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1347; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1348; ID:0; [0x9a 0x28 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010008A0 (31:0); +Idx:1353; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10008a0:[0x10008ec] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1354; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1355; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1355; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1355; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1356; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1357; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1358; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1358; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1359; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1359; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1360; ID:0; [0x9a 0x3b 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010008EC (31:0); +Idx:1365; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10008ec:[0x1000938] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1366; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1367; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1368; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1369; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1370; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1370; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1371; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1371; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1372; ID:0; [0x9a 0x4e 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000938 (31:0); +Idx:1377; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000938:[0x100097c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1378; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1379; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1380; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1381; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1382; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1383; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1384; ID:0; [0x9a 0x5f 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100097C (31:0); +Idx:1389; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100097c:[0x10009a8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1390; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1391; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1396; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1397; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1398; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1399; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1400; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1401; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1406; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1407; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1412; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1413; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1414; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1415; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1416; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1417; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1418; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1419; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1420; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1421; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1422; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1423; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1424; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1425; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1426; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1427; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1428; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1429; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1430; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1431; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1433; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1435; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1436; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1437; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1438; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1439; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1440; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1441; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1442; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1443; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1444; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1445; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1446; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1447; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1448; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1449; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1450; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1451; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1452; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1453; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1454; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1455; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1456; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1457; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1458; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1459; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1460; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1461; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1462; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1463; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1464; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1465; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1466; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1467; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1468; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1469; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1470; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1471; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1472; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1473; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1474; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1475; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1476; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1477; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1478; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1479; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1480; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1481; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1482; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1483; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1484; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1487; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1488; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1490; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1491; ID:0; [0x9a 0x6a 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010009A8 (31:0); +Idx:1496; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1498; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010009C8 (31:0) ~[0x1C8] +Idx:1496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10009a8:[0x10009c8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1496; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10009c8; excep num (0x03) ) +Idx:1500; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1502; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1507; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1500; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1508; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1509; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1514; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1515; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1517; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1518; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1523; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1524; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1526; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1527; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1528; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1529; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1534; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1535; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1535; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1536; ID:0; [0x9a 0x73 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010009CC (31:0); +Idx:1541; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1543; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1541; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10009cc:[0x1000a10] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1544; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1549; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1550; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1552; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1553; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1554; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1555; ID:0; [0x9a 0x04 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000A10 (31:0); +Idx:1560; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000a10:[0x1000a5c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1561; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1562; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1563; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1564; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1565; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1566; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1567; ID:0; [0x9a 0x17 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000A5C (31:0); +Idx:1572; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000a5c:[0x1000aa8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1573; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1574; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1575; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1576; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1577; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1578; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1579; ID:0; [0x9a 0x2a 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000AA8 (31:0); +Idx:1584; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000aa8:[0x1000aec] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1585; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1586; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1587; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1588; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1589; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1590; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1591; ID:0; [0x9a 0x3b 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000AEC (31:0); +Idx:1596; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000aec:[0x1000b18] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1597; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1598; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1603; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1604; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1605; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1606; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1607; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1608; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1613; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1614; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1619; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1620; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1621; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1622; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1623; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1624; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1625; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1626; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1627; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1628; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1629; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1630; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1631; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1632; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1633; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1634; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1635; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1636; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1637; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1638; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1639; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1640; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1641; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1642; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1643; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1644; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1645; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1646; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1647; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1648; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1649; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1650; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1651; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1652; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1653; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1654; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1655; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1656; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1657; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1658; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1659; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1660; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1661; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1662; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1663; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1664; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1665; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1666; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1667; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1668; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1669; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1670; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1671; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1672; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1673; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1674; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1675; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1676; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1677; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1678; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1679; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1680; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1681; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1682; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1683; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1684; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1685; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1686; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1687; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1688; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1689; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1690; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1691; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1694; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1695; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1697; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1698; ID:0; [0x9a 0x46 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B18 (31:0); +Idx:1703; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1705; ID:0; [0x95 0x4e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000B38 (31:0) ~[0x138] +Idx:1703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b18:[0x1000b38] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1703; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000b38; excep num (0x03) ) +Idx:1707; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1709; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1714; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1707; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1715; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1716; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1721; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1722; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1724; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1725; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1730; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1731; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1733; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1734; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1735; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1736; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1741; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1741; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1742; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1742; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1743; ID:0; [0x9a 0x4f 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B3C (31:0); +Idx:1748; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1750; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1748; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b3c:[0x1000b80] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1751; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1756; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1757; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1759; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1760; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1760; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1761; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1762; ID:0; [0x9a 0x60 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B80 (31:0); +Idx:1767; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b80:[0x1000bcc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1768; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1769; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1770; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1771; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1772; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1773; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1774; ID:0; [0x9a 0x73 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000BCC (31:0); +Idx:1779; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000bcc:[0x1000c18] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1780; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1781; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1782; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1783; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1783; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1783; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1783; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1784; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1784; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1785; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1786; ID:0; [0x9a 0x06 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C18 (31:0); +Idx:1791; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c18:[0x1000c5c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1792; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1793; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1794; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1795; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1796; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1797; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1798; ID:0; [0x9a 0x17 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C5C (31:0); +Idx:1803; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c5c:[0x1000c88] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1804; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1805; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1810; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1811; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1812; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1813; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1814; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1815; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1820; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1821; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1826; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1827; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1828; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1829; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1830; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1831; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1832; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1833; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1834; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1835; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1836; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1837; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1838; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1839; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1840; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1841; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1842; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1843; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1844; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1845; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1846; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1847; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1848; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1849; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1850; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1851; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1852; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1853; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1854; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1855; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1856; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1857; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1858; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1859; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1860; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1861; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1862; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1863; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1864; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1865; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1866; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1867; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1868; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1869; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1870; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1871; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1872; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1873; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1874; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1875; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1876; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1877; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1878; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1879; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1880; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1881; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1882; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1883; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1884; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1885; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1886; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1887; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1888; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1889; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1890; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1891; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1892; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1893; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1894; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1895; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1896; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1897; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1898; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1901; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1902; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1904; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1905; ID:0; [0x9a 0x22 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C88 (31:0); +Idx:1910; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1912; ID:0; [0x95 0x2a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000CA8 (31:0) ~[0xA8] +Idx:1910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c88:[0x1000ca8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1910; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000ca8; excep num (0x03) ) +Idx:1914; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1916; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1921; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1914; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1922; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1923; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1928; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1929; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1931; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1932; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1937; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1938; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1940; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1941; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1942; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1943; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1948; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1949; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1949; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1950; ID:0; [0x9a 0x2b 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000CAC (31:0); +Idx:1955; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1957; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1955; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:1957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000cac:[0x1000cf0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1958; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1963; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1964; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1966; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1967; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1968; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1969; ID:0; [0x9a 0x3c 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000CF0 (31:0); +Idx:1974; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000cf0:[0x1000d3c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1975; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1976; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1977; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1978; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1979; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1980; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1981; ID:0; [0x9a 0x4f 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000D3C (31:0); +Idx:1986; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000d3c:[0x1000d88] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1987; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1988; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1989; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1990; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1991; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1992; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1993; ID:0; [0x9a 0x62 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000D88 (31:0); +Idx:1998; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000d88:[0x1000dcc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1999; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2000; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2001; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2002; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2003; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2004; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2005; ID:0; [0x9a 0x73 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000DCC (31:0); +Idx:2010; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000dcc:[0x1000df8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2011; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2012; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2017; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2018; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2019; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2020; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2021; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2022; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2027; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2028; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2033; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2034; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2035; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2036; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2037; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2038; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2039; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2040; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2041; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2042; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2043; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2044; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2045; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2046; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2047; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2048; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2049; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2050; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2051; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2052; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2053; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2054; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2055; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2056; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2057; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2058; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2059; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2060; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2061; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2062; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2063; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2064; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2065; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2066; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2067; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2068; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2069; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2070; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2071; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2072; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2073; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2074; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2075; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2076; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2077; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2078; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2079; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2080; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2081; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2082; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2083; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2084; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2085; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2086; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2087; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2088; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2089; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2090; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2091; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2092; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2093; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2094; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2095; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2096; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2097; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2098; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2099; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2100; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2101; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2102; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2103; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2104; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2105; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2108; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2109; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2111; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2112; ID:0; [0x9a 0x7e 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000DF8 (31:0); +Idx:2117; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2119; ID:0; [0x95 0x86 0x07 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000E18 (31:0) ~[0xE18] +Idx:2117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000df8:[0x1000e18] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2117; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000e18; excep num (0x03) ) +Idx:2122; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2124; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2129; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2122; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2130; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2131; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2136; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2137; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2139; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2140; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2145; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2146; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2148; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2149; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2150; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2150; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2151; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2156; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2156; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2157; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2157; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2157; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2157; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2158; ID:0; [0x9a 0x07 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000E1C (31:0); +Idx:2163; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2165; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2163; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000e1c:[0x1000e60] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2166; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2171; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2172; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2174; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2175; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2176; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2177; ID:0; [0x9a 0x18 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000E60 (31:0); +Idx:2182; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000e60:[0x1000eac] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2183; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2184; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2185; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2186; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2187; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2188; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2189; ID:0; [0x9a 0x2b 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000EAC (31:0); +Idx:2194; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000eac:[0x1000ef8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2195; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2196; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2197; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2198; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2199; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2200; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2201; ID:0; [0x9a 0x3e 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000EF8 (31:0); +Idx:2206; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000ef8:[0x1000f3c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2207; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2208; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2209; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2210; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2211; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2212; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2213; ID:0; [0x9a 0x4f 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F3C (31:0); +Idx:2218; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f3c:[0x1000f68] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2219; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2220; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2225; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2226; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2227; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2228; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2229; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2230; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2235; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2236; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2241; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2242; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2243; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2244; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2245; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2246; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2247; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2248; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2249; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2250; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2251; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2252; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2253; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2254; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2255; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2256; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2257; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2258; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2259; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2260; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2261; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2262; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2263; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2264; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2265; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2266; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2267; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2268; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2269; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2270; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2271; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2272; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2273; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2274; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2275; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2276; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2277; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2278; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2279; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2280; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2281; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2282; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2283; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2284; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2285; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2286; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2287; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2288; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2289; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2290; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2291; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2292; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2293; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2294; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2295; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2296; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2297; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2298; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2299; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2300; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2301; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2302; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2303; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2304; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2305; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2306; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2307; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2308; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2309; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2310; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2311; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2312; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2313; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2314; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2317; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2318; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2320; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2321; ID:0; [0x9a 0x5a 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F68 (31:0); +Idx:2326; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2328; ID:0; [0x95 0x62 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000F88 (31:0) ~[0x188] +Idx:2326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f68:[0x1000f88] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2326; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000f88; excep num (0x03) ) +Idx:2330; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2332; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2337; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2330; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2338; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2339; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2344; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2345; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2347; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2347; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2348; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2353; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2354; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2356; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2357; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2358; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2358; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2359; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2364; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2364; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2365; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2365; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2366; ID:0; [0x9a 0x63 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F8C (31:0); +Idx:2371; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2373; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2371; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f8c:[0x1000fd0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2374; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2379; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2380; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2382; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2383; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2384; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2385; ID:0; [0x9a 0x74 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000FD0 (31:0); +Idx:2390; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000fd0:[0x100101c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2391; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2392; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2393; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2394; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2395; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2396; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2397; ID:0; [0x9a 0x07 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100101C (31:0); +Idx:2402; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100101c:[0x1001068] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2403; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2404; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2405; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2406; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2407; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2408; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2409; ID:0; [0x9a 0x1a 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001068 (31:0); +Idx:2414; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001068:[0x10010ac] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2415; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2416; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2417; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2418; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2419; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2420; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2421; ID:0; [0x9a 0x2b 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010AC (31:0); +Idx:2426; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010ac:[0x10010d8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2427; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2428; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2433; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2435; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2436; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2437; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2438; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2443; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2444; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2449; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2450; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2451; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2452; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2453; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2454; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2455; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2456; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2457; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2458; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2459; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2460; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2461; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2462; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2463; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2464; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2465; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2466; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2467; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2468; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2469; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2470; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2471; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2472; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2473; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2474; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2475; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2476; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2477; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2478; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2479; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2480; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2481; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2482; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2483; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2484; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2485; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2486; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2487; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2488; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2489; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2490; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2491; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2492; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2493; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2494; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2495; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2496; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2497; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2498; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2499; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2500; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2501; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2502; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2503; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2504; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2505; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2506; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2507; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2508; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2509; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2510; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2511; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2512; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2513; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2514; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2515; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2516; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2517; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2518; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2519; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2520; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2521; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2522; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2525; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2526; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2528; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2529; ID:0; [0x9a 0x36 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010D8 (31:0); +Idx:2534; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2536; ID:0; [0x95 0x3e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010010F8 (31:0) ~[0xF8] +Idx:2534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010d8:[0x10010f8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2534; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10010f8; excep num (0x03) ) +Idx:2538; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2540; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2545; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2538; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2546; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2547; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2552; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2553; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2555; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2556; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2561; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2562; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2564; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2565; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2566; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2567; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2572; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2573; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2573; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2574; ID:0; [0x9a 0x3f 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010FC (31:0); +Idx:2579; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2581; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2579; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010fc:[0x1001140] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2582; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2587; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2588; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2590; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2591; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2592; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2593; ID:0; [0x9a 0x50 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001140 (31:0); +Idx:2598; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001140:[0x100118c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2599; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2600; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2601; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2602; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2603; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2604; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2605; ID:0; [0x9a 0x63 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100118C (31:0); +Idx:2610; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100118c:[0x10011d8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2611; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2612; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2613; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2614; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2615; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2616; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2617; ID:0; [0x9a 0x76 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010011D8 (31:0); +Idx:2622; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10011d8:[0x100121c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2623; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2624; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2625; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2626; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2627; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2628; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2629; ID:0; [0x9a 0x07 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100121C (31:0); +Idx:2634; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100121c:[0x1001248] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2635; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2636; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2641; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2642; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2643; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2644; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2645; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2646; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2651; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2652; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2657; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2658; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2659; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2660; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2661; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2662; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2663; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2664; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2665; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2666; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2667; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2668; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2669; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2670; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2671; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2672; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2673; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2674; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2675; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2676; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2677; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2678; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2679; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2680; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2681; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2682; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2683; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2684; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2685; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2686; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2687; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2688; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2689; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2690; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2691; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2692; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2693; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2694; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2695; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2696; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2697; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2698; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2699; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2700; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2701; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2702; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2703; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2704; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2705; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2706; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2707; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2708; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2709; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2710; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2711; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2712; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2713; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2714; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2715; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2716; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2717; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2718; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2719; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2720; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2721; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2722; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2723; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2724; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2725; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2726; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2727; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2728; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2729; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2730; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2733; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2734; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2736; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2736; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2737; ID:0; [0x9a 0x12 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001248 (31:0); +Idx:2742; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2744; ID:0; [0x95 0x1a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001268 (31:0) ~[0x68] +Idx:2742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001248:[0x1001268] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2742; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001268; excep num (0x03) ) +Idx:2746; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2748; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2753; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2746; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2754; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2755; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2760; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2760; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2760; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2760; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2761; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2763; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2764; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2769; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2770; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2772; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2773; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2774; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2775; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2780; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2781; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2781; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2782; ID:0; [0x9a 0x1b 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100126C (31:0); +Idx:2787; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2789; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2787; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100126c:[0x10012b0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2790; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2795; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2796; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2798; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2799; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2800; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2801; ID:0; [0x9a 0x2c 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010012B0 (31:0); +Idx:2806; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10012b0:[0x10012fc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2807; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2808; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2809; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2810; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2811; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2812; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2813; ID:0; [0x9a 0x3f 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010012FC (31:0); +Idx:2818; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10012fc:[0x1001348] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2819; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2820; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2821; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2822; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2823; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2824; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2825; ID:0; [0x9a 0x52 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001348 (31:0); +Idx:2830; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001348:[0x100138c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2831; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2832; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2833; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2834; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2835; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2836; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2837; ID:0; [0x9a 0x63 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100138C (31:0); +Idx:2842; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100138c:[0x10013b8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2843; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2844; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2849; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2850; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2851; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2852; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2853; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2854; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2859; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2860; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2865; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2866; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2867; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2868; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2869; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2870; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2871; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2872; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2873; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2874; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2875; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2876; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2877; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2878; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2879; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2880; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2881; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2882; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2883; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2884; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2885; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2886; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2887; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2888; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2889; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2890; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2891; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2892; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2893; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2894; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2895; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2896; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2897; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2898; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2899; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2900; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2901; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2902; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2903; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2904; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2905; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2906; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2907; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2908; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2909; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2910; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2911; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2912; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2913; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2914; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2915; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2916; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2917; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2918; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2919; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2920; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2921; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2922; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2923; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2924; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2925; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2926; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2927; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2928; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2929; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2930; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2931; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2932; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2933; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2934; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2935; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2936; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2937; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2938; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2941; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2942; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2944; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2945; ID:0; [0x9a 0x6e 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010013B8 (31:0); +Idx:2950; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2952; ID:0; [0x95 0x76 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010013D8 (31:0) ~[0x1D8] +Idx:2950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10013b8:[0x10013d8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2950; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10013d8; excep num (0x03) ) +Idx:2954; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2956; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2961; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2954; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2962; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2963; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2968; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2969; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2971; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2972; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2977; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2978; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2980; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2981; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2982; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2983; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2988; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2989; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2989; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2990; ID:0; [0x9a 0x77 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010013DC (31:0); +Idx:2995; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2997; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2995; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:2997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10013dc:[0x1001420] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2998; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3003; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3004; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3006; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3007; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3008; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3009; ID:0; [0x9a 0x08 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001420 (31:0); +Idx:3014; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001420:[0x100146c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3015; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3016; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3017; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3018; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3019; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3020; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3021; ID:0; [0x9a 0x1b 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100146C (31:0); +Idx:3026; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100146c:[0x10014b8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3027; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3028; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3029; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3030; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3031; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3032; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3033; ID:0; [0x9a 0x2e 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010014B8 (31:0); +Idx:3038; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10014b8:[0x10014fc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3039; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3040; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3041; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3042; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3043; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3044; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3045; ID:0; [0x9a 0x3f 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010014FC (31:0); +Idx:3050; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10014fc:[0x1001528] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3051; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3052; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3057; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3058; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3059; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3060; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3061; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3062; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3067; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3068; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3073; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3074; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3075; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3076; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3077; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3078; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3079; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3080; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3081; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3082; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3083; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3084; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3085; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3086; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3087; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3088; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3089; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3090; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3091; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3092; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3093; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3094; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3095; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3096; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3097; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3098; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3099; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3100; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3101; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3102; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3103; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3104; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3105; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3106; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3107; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3108; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3109; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3110; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3111; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3112; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3113; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3114; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3115; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3116; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3117; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3118; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3119; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3120; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3121; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3122; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3123; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3124; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3125; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3126; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3127; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3128; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3129; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3130; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3131; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3132; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3133; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3134; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3135; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3136; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3137; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3138; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3139; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3140; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3141; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3142; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3143; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3144; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3145; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3146; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3149; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3150; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3152; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3153; ID:0; [0x9a 0x4a 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001528 (31:0); +Idx:3158; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3160; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001548 (31:0) ~[0x148] +Idx:3158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001528:[0x1001548] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:3158; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001548; excep num (0x03) ) +Idx:3162; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3164; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3169; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3162; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3170; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3171; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3176; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3177; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:3179; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3180; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3185; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3186; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3188; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3189; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3190; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3191; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:3196; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:3196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3197; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:3197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:3197; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:3198; ID:0; [0x9a 0x53 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100154C (31:0); +Idx:3203; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:3205; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3203; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100154c:[0x1001590] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3206; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3211; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3212; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3214; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3215; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3216; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3217; ID:0; [0x9a 0x64 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001590 (31:0); +Idx:3222; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001590:[0x10015dc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3223; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3224; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3225; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3226; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3227; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3228; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3229; ID:0; [0x9a 0x77 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010015DC (31:0); +Idx:3234; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10015dc:[0x1001628] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3235; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3236; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3237; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3238; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3239; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3240; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3241; ID:0; [0x9a 0x0a 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001628 (31:0); +Idx:3246; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001628:[0x100166c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3247; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3248; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3249; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3250; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3251; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3252; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3253; ID:0; [0x9a 0x1b 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100166C (31:0); +Idx:3258; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100166c:[0x1001674] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3259; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:3264; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3265; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:3267; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3268; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:3269; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:3272; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3273; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3274; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3277; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3278; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3279; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3280; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3281; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3282; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3287; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3288; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3293; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3294; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3295; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3296; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3297; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3298; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3299; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3300; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3301; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3304; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3305; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3306; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3308; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3309; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3310; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3311; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3312; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3313; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3314; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3315; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3316; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3317; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3318; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3319; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3321; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3321; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3321; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3321; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3321; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3322; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3323; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3324; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3326; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3327; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3328; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3329; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3330; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3331; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3331; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3331; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3331; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3332; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3333; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3334; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3335; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3338; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3339; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3341; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3342; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:3345; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3346; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:3348; ID:0; [0xdd ]; I_ATOM_F4 : Atom format 4.; NNNN +Idx:3348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3349; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afcc:[0x9afdc] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:3349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3350; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:3353; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3354; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3354; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3355; ID:0; [0x9a 0x1d 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001674 (31:0); +Idx:3360; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001674:[0x100167c] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3361; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:3366; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3367; ID:0; [0x9a 0x1f 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100167C (31:0); +Idx:3372; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100167c:[0x1001688] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001688:[0x1001690] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3373; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:3378; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3379; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:3381; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:3381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3382; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3383; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3386; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3387; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3388; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3389; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3390; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3391; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3396; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3397; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3402; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3403; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3404; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3405; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3406; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3407; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3408; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3409; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3412; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3413; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3414; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3416; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3417; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3418; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3419; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3420; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3421; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3422; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3423; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3424; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3425; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3427; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3428; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3429; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3430; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3433; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3435; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3436; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3437; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3438; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3439; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3440; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3441; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3442; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3445; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3446; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3448; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3449; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:3452; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:3452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3453; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3454; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3455; ID:0; [0x9a 0x24 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001690 (31:0); +Idx:3460; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3462; ID:0; [0x95 0x36 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010016D8 (31:0) ~[0xD8] +Idx:3460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001690:[0x10016d8] num_i(18) last_sz(4) (ISA=A64) E --- ) +Idx:3460; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10016d8; excep num (0x02) ) +Idx:3464; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3466; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3471; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3464; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3472; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3473; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3478; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3479; ID:0; [0xd9 ]; I_ATOM_F2 : Atom format 2.; EN +Idx:3479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3480; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3482; ID:0; [0x95 0xdf 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010F7C (31:0) ~[0x10F7C] +Idx:3480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f60:[0x10f7c] num_i(7) last_sz(4) (ISA=A64) E --- ) +Idx:3480; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10f7c; excep num (0x02) ) +Idx:3485; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3486; ID:0; [0x82 0x36 0x0b 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????010016D8 (31:0); Ctxt: AArch64,EL0, NS; +Idx:3492; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3485; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3486; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10016d8:[0x1001704] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3493; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3494; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3499; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3500; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3501; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3502; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3503; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3504; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3509; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3510; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3515; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3516; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3517; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3518; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3519; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3520; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3521; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3522; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3523; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3524; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3525; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3526; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3527; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3528; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3529; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3530; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3531; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3532; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3533; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3534; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3535; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3536; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3537; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3538; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3539; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3540; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3541; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3542; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3543; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3544; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3545; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3546; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3547; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3548; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3549; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3550; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3551; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3552; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3553; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3554; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3555; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3556; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3557; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3558; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3559; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3560; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3561; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3562; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3563; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3564; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3565; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3566; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3567; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3568; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3569; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3570; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3571; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3572; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3573; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3574; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3575; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3576; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3577; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3578; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3579; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3580; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3581; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3582; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3583; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3583; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3583; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3583; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3584; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3585; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3586; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3587; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3590; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3591; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3593; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3594; ID:0; [0x9a 0x41 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001704 (31:0); +Idx:3599; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3601; ID:0; [0x95 0x49 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001724 (31:0) ~[0x124] +Idx:3599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001704:[0x1001724] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:3599; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001724; excep num (0x03) ) +Idx:3603; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3604; ID:0; [0x82 0x4a 0x0b 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001728 (31:0); Ctxt: AArch64,EL0, NS; +Idx:3610; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3603; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3604; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001728:[0x100176c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3611; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3616; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3617; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3619; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3620; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3621; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3622; ID:0; [0x9a 0x5b 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100176C (31:0); +Idx:3627; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100176c:[0x10017b8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3628; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3629; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3630; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3631; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3632; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3633; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3634; ID:0; [0x9a 0x6e 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010017B8 (31:0); +Idx:3639; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10017b8:[0x1001804] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3640; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3641; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3642; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3643; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3644; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3645; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3646; ID:0; [0x9a 0x01 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001804 (31:0); +Idx:3651; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001804:[0x1001848] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3652; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3653; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3654; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3655; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3656; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3657; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3658; ID:0; [0x9a 0x12 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001848 (31:0); +Idx:3663; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001848:[0x1001850] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3664; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:3669; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3670; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:3672; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3673; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:3674; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:3677; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3678; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3679; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3682; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3683; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3684; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3685; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3686; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3687; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3692; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3693; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3698; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3699; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3700; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3701; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3702; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3703; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3704; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3705; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3706; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3709; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3710; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3711; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3713; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3714; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3715; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3716; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3717; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3718; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3719; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3720; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3721; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3722; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3723; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3724; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3726; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3727; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3728; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3729; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3731; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3732; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3733; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3734; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3735; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3736; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3736; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3736; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3736; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3737; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3738; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3739; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3740; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3743; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3744; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3746; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3747; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:3750; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3751; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:3753; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3753; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3754; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3755; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:3758; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3758; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3759; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3760; ID:0; [0x9a 0x14 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001850 (31:0); +Idx:3765; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001850:[0x1001854] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001878:[0x1001880] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3766; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:3771; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3771; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3772; ID:0; [0x9a 0x20 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001880 (31:0); +Idx:3777; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001880:[0x100188c] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100188c:[0x1001894] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3778; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:3779; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3780; ID:0; [0x9a 0x25 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001894 (31:0); +Idx:3785; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001894:[0x10018a0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018a0:[0x10018a8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3786; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:3791; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3792; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:3794; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:3794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3795; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3796; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3799; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3800; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3801; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3802; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3803; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3804; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3809; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3810; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3815; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3816; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3817; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3818; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3819; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3820; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3821; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3822; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3825; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3826; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3827; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3829; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3830; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3831; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3832; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3833; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3834; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3835; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3836; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3837; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3838; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3840; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3841; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3842; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3843; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3845; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3846; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3847; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3848; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3849; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3850; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3851; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3852; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3853; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3854; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3855; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3858; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3859; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3861; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3862; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:3865; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:3865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3866; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3867; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3868; ID:0; [0x9a 0x2a 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010018A8 (31:0); +Idx:3873; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3875; ID:0; [0x95 0x3c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010018F0 (31:0) ~[0xF0] +Idx:3873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018a8:[0x10018f0] num_i(18) last_sz(4) (ISA=A64) E --- ) +Idx:3873; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10018f0; excep num (0x02) ) +Idx:3877; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3879; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3884; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3877; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3885; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3886; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3891; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3892; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3893; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3895; ID:0; [0x95 0xed 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010FB4 (31:0) ~[0x10FB4] +Idx:3893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb0:[0x10fb4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:3893; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10fb4; excep num (0x03) ) +Idx:3898; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3899; ID:0; [0x82 0x6d 0x07 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????00010FB4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:3905; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3898; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3899; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb4:[0x10fb8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fe0:[0x10ff4] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3906; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1132c:[0x1134c] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3907; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:3907; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:3908; ID:0; [0x9a 0x3c 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010018F0 (31:0); +Idx:3913; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:3915; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3913; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:3915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018f0:[0x100191c] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3916; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3917; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3922; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3923; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3924; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3925; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3926; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3927; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3932; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3933; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3938; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3939; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3940; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3941; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3942; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3943; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3944; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3945; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3946; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3947; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3948; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3949; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3950; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3951; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3952; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3953; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3954; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3955; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3956; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3957; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3958; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3959; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3960; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3961; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3962; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3963; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3964; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3965; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3966; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3967; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3968; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3969; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3970; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3971; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3972; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3973; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3974; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3975; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3976; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3977; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3978; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3979; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3980; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3981; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3982; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3983; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3984; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3985; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3986; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3987; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3988; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3989; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3990; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3991; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3992; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3993; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3994; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3995; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3995; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3995; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3995; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3995; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3996; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3997; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4000; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4001; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4003; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4004; ID:0; [0x9a 0x47 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100191C (31:0); +Idx:4009; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4011; ID:0; [0x95 0x4f ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0100193C (31:0) ~[0x13C] +Idx:4009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100191c:[0x100193c] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:4009; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x100193c; excep num (0x03) ) +Idx:4013; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4015; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4020; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4013; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4021; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4022; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4027; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4028; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4030; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4031; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4036; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4037; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4039; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4040; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4041; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4042; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4047; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:4047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4048; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:4048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4048; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4049; ID:0; [0x9a 0x50 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001940 (31:0); +Idx:4054; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4056; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4054; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001940:[0x1001984] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4057; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4062; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4063; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4065; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4066; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4067; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4068; ID:0; [0x9a 0x61 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001984 (31:0); +Idx:4073; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001984:[0x10019d0] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4074; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4075; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4076; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4077; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4078; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4079; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4080; ID:0; [0x9a 0x74 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010019D0 (31:0); +Idx:4085; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10019d0:[0x1001a1c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4086; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4087; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4088; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4089; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4090; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4091; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4092; ID:0; [0x9a 0x07 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A1C (31:0); +Idx:4097; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a1c:[0x1001a60] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4098; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4099; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4100; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4101; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4102; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4103; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4104; ID:0; [0x9a 0x18 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A60 (31:0); +Idx:4109; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4111; ID:0; [0x95 0x1c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001A70 (31:0) ~[0x70] +Idx:4109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a60:[0x1001a70] num_i(4) last_sz(4) (ISA=A64) E --- ) +Idx:4109; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001a70; excep num (0x02) ) +Idx:4113; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4115; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4120; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4113; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4121; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4122; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4127; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4128; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:4128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4129; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4131; ID:0; [0x95 0xed 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010FB4 (31:0) ~[0x10FB4] +Idx:4129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb0:[0x10fb4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4129; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10fb4; excep num (0x03) ) +Idx:4134; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4135; ID:0; [0x82 0x6d 0x07 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????00010FB4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4141; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4134; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4135; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb4:[0x10fb8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fe0:[0x10ff4] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4142; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1132c:[0x1134c] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4142; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4143; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4143; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4144; ID:0; [0x9a 0x1c 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A70 (31:0); +Idx:4149; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4151; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4153; ID:0; [0x95 0x1d ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001A74 (31:0) ~[0x74] +Idx:4149; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a70:[0x1001a74] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4151; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001a74; excep num (0x02) ) +Idx:4155; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4157; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4162; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4155; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4163; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4163; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4164; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4169; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:0; [0xc3 ]; I_ATOM_F6 : Atom format 6.; EEEEEEE +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb8:[0x10fc4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4171; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4173; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4174; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4179; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4180; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4182; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4183; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4184; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4185; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4190; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4191; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4193; ID:0; [0x95 0x60 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011380 (31:0) ~[0x180] +Idx:4191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1137c:[0x11380] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4191; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x11380; excep num (0x03) ) +Idx:4195; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4196; ID:0; [0x82 0x1d 0x0d 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001A74 (31:0); Ctxt: AArch64,EL0, NS; +Idx:4202; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4195; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4196; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a74:[0x1001aa0] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4203; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4204; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:4209; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4210; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4211; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4212; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4213; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4214; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4219; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4220; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4225; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4226; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4227; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4228; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4229; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4230; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4231; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4232; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4233; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4234; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4235; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4236; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4237; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4238; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4239; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4240; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4241; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4242; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4243; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4244; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4245; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4246; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4247; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4248; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4249; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4250; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4251; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4252; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4253; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4254; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4255; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4256; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4257; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4258; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4259; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4260; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4261; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4262; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4263; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4264; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4265; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4266; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4267; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4268; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4269; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4270; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4271; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4272; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4273; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4274; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4275; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4276; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4277; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4278; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4279; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4280; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4281; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4282; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4283; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4284; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4287; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4288; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4290; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4291; ID:0; [0x9a 0x28 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001AA0 (31:0); +Idx:4296; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4298; ID:0; [0x95 0x30 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001AC0 (31:0) ~[0xC0] +Idx:4296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001aa0:[0x1001ac0] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:4296; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001ac0; excep num (0x03) ) +Idx:4300; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4301; ID:0; [0x82 0x31 0x0d 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001AC4 (31:0); Ctxt: AArch64,EL0, NS; +Idx:4307; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4300; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4301; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001ac4:[0x1001b08] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4308; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4313; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4314; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4316; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4317; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4318; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4319; ID:0; [0x9a 0x42 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001B08 (31:0); +Idx:4324; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001b08:[0x1001b54] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4325; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4326; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4327; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4328; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4329; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4330; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4331; ID:0; [0x9a 0x55 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001B54 (31:0); +Idx:4336; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001b54:[0x1001ba0] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4337; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4338; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4339; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4340; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4341; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4342; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4342; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4343; ID:0; [0x9a 0x68 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BA0 (31:0); +Idx:4348; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001ba0:[0x1001be4] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4349; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4350; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4351; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4352; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4353; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4354; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4354; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4355; ID:0; [0x9a 0x79 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BE4 (31:0); +Idx:4360; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4362; ID:0; [0x95 0x7a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001BE8 (31:0) ~[0x1E8] +Idx:4360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001be4:[0x1001be8] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4360; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001be8; excep num (0x02) ) +Idx:4364; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4366; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4371; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4364; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4371; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4371; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4371; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4372; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4372; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4373; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4378; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:0; [0xc3 ]; I_ATOM_F6 : Atom format 6.; EEEEEEE +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb8:[0x10fc4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4380; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4382; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4383; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4388; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4389; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4391; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4392; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4393; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4394; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4399; ID:0; [0xdf ]; I_ATOM_F4 : Atom format 4.; ENEN +Idx:4399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4400; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4402; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000113A0 (31:0) ~[0x1A0] +Idx:4400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11390:[0x113a0] num_i(4) last_sz(4) (ISA=A64) E --- ) +Idx:4400; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x113a0; excep num (0x03) ) +Idx:4404; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4405; ID:0; [0x82 0x68 0x09 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????000113A0 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4411; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4404; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4405; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4411; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4412; ID:0; [0x9a 0x7a 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BE8 (31:0); +Idx:4417; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4419; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4417; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001be8:[0x1001bf0] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4420; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:4425; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4426; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:4428; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4429; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:4430; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:4433; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:4433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4434; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4435; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:4438; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4439; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4440; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4441; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4442; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4443; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4448; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4449; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4454; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4455; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4456; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4457; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4458; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4459; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4460; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4461; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:4462; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:4465; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4466; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4467; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:4469; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4470; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4471; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4472; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4473; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4474; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4475; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4476; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4477; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:4477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4478; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4479; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:4480; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:4482; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4483; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4484; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4485; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:4487; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4488; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4489; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4490; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4491; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4492; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4493; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4494; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4495; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4496; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4499; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4500; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4502; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4503; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:4506; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4507; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:4509; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4510; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4511; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:4514; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4515; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4516; ID:0; [0x9a 0x7c 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BF0 (31:0); +Idx:4521; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001bf0:[0x1001bf4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001c18:[0x1001c1c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001c40:[0x1001c44] num_i(1) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d7cc:[0x9d7d8] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4522; ID:0; [0x9a 0x76 0x6b 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009D7D8 (31:0); +Idx:4527; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d7d8:[0x9d80c] num_i(13) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d854:[0x9d86c] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d398:[0x9d3ac] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4528; ID:0; [0x95 0xeb 0xe9 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D3AC (31:0) ~[0x1D3AC] +Idx:4531; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3ac:[0x9d3d4] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4532; ID:0; [0x95 0x75 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D3D4 (31:0) ~[0x1D4] +Idx:4534; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3d4:[0x9d3ec] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3ec:[0x9d408] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d408:[0x9d42c] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4535; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3f8:[0x9d408] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d42c:[0x9d44c] num_i(8) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4536; ID:0; [0x95 0x93 0xea ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D44C (31:0) ~[0x1D44C] +Idx:4539; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d44c:[0x9d464] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d46c:[0x9d47c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4540; ID:0; [0x95 0x9b 0xec ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D86C (31:0) ~[0x1D86C] +Idx:4543; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d86c:[0x9d874] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4544; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4546; ID:0; [0x9a 0x4b 0x39 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A732C (31:0); +Idx:4544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7328:[0xa732c] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4544; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa732c; excep num (0x02) ) +Idx:4551; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4553; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4558; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4551; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4559; ID:0; [0xdd ]; I_ATOM_F4 : Atom format 4.; NNNN +Idx:4559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de70:[0x3de78] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de78:[0x3de80] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de80:[0x3de88] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4560; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de88:[0x3de90] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x407d4:[0x407e4] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x407e4:[0x40800] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4561; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x137a0:[0x13840] num_i(40) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4562; ID:0; [0x9a 0x10 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013840 (31:0); +Idx:4567; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13840:[0x13848] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9856c:[0x98578] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4568; ID:0; [0x95 0x12 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013848 (31:0) ~[0x48] +Idx:4570; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13848:[0x13854] num_i(3) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4571; ID:0; [0x95 0xe7 0xa1 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0001439C (31:0) ~[0x1439C] +Idx:4574; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1439c:[0x143a4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4575; ID:0; [0x95 0x95 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013854 (31:0) ~[0x13854] +Idx:4578; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13854:[0x13864] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14340:[0x14350] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14dac:[0x14dc4] num_i(6) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4579; ID:0; [0x95 0xd4 0xa1 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00014350 (31:0) ~[0x14350] +Idx:4582; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14350:[0x14360] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4583; ID:0; [0x95 0x99 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013864 (31:0) ~[0x13864] +Idx:4586; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13864:[0x13870] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4587; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:4592; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4593; ID:0; [0x9a 0x1c 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013870 (31:0); +Idx:4598; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13870:[0x1388c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9876c:[0x98778] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98794:[0x987a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x987b0:[0x987bc] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4599; ID:0; [0x95 0x23 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0001388C (31:0) ~[0x8C] +Idx:4601; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1388c:[0x138e0] num_i(21) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x144fc:[0x14568] num_i(27) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4602; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????00098628 (31:0); +Idx:4603; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4604; ID:0; [0x9a 0x5a 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014568 (31:0); +Idx:4609; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14568:[0x14580] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4610; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:4611; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4612; ID:0; [0x9a 0x60 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014580 (31:0); +Idx:4617; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14580:[0x14598] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4618; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:4619; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4620; ID:0; [0x9a 0x66 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014598 (31:0); +Idx:4625; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14598:[0x145b4] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9876c:[0x98778] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98794:[0x987a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x987b0:[0x987bc] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4626; ID:0; [0x95 0x6d ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000145B4 (31:0) ~[0x1B4] +Idx:4628; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x145b4:[0x14610] num_i(23) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14614:[0x14624] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14624:[0x14628] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4629; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14630:[0x14640] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14644:[0x1464c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14658:[0x14680] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4630; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14680:[0x14684] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14690:[0x146a8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146ac:[0x146c8] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa6fc4:[0xa6fd8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7010:[0xa7018] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4631; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4633; ID:0; [0x9a 0x11 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A7044 (31:0); +Idx:4631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7030:[0xa7044] num_i(5) last_sz(4) (ISA=A64) E --- ) +Idx:4631; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa7044; excep num (0x02) ) +Idx:4638; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4643; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4644; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4645; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38874:[0x38884] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3888c:[0x388a8] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38914:[0x38930] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38944:[0x38960] num_i(7) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4646; ID:0; [0x95 0xb0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C0 (31:0) ~[0x1B0C0] +Idx:4649; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4651; ID:0; [0x95 0x31 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C4 (31:0) ~[0xC4] +Idx:4649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c0:[0x3b0c4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4649; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x3b0c4; excep num (0x03) ) +Idx:4653; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4654; ID:0; [0x82 0x31 0x58 0x03 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????0003B0C4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4660; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4653; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4654; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c4:[0x3b0c8] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4661; ID:0; [0x95 0xd8 0xc4 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00038960 (31:0) ~[0x18960] +Idx:4664; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38960:[0x38974] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x389a0:[0x389a4] num_i(1) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4664; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4665; ID:0; [0x9a 0x11 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A7044 (31:0); +Idx:4670; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7044:[0xa704c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4671; ID:0; [0x9a 0x32 0x23 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000146C8 (31:0); +Idx:4676; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:4676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146c8:[0x146d0] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146d0:[0x146d4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146ec:[0x146f4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146f8:[0x14714] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa713c:[0xa7150] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4677; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7188:[0xa7190] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4678; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4680; ID:0; [0x9a 0x79 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A71E4 (31:0); +Idx:4678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa71d0:[0xa71e4] num_i(5) last_sz(4) (ISA=A64) E --- ) +Idx:4678; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa71e4; excep num (0x02) ) +Idx:4685; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4690; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4691; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4692; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38874:[0x38884] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3888c:[0x388a8] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38914:[0x38930] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38944:[0x38960] num_i(7) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4693; ID:0; [0x95 0xb2 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C8 (31:0) ~[0x1B0C8] +Idx:4696; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c8:[0x3b0d4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0d4:[0x3b0dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0e4:[0x3b0ec] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4697; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4699; ID:0; [0x95 0x3c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0F0 (31:0) ~[0xF0] +Idx:4697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0ec:[0x3b0f0] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4697; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x3b0f0; excep num (0x02) ) +Idx:4701; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4702; ID:0; [0x82 0x3c 0x58 0x03 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????0003B0F0 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4708; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4701; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4702; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; CTXTID=0x4300; ) +Idx:4708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0f0:[0x3b0f4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b12c:[0x3b130] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4709; ID:0; [0x95 0xd8 0xc4 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00038960 (31:0) ~[0x18960] +Idx:4712; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38960:[0x38974] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x389a0:[0x389a4] num_i(1) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4712; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4713; ID:0; [0x9a 0x79 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A71E4 (31:0); +Idx:4718; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa71e4:[0xa71ec] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4719; ID:0; [0x9a 0x45 0x23 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014714 (31:0); +Idx:4724; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14714:[0x14720] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4725; ID:0; [0x95 0xb8 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000138E0 (31:0) ~[0x138E0] +Idx:4728; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x138e0:[0x138f8] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x138f8:[0x138fc] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13910:[0x1392c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4729; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b6f4:[0x9b708] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b708:[0x9b710] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b760:[0x9b774] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4730; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4732; ID:0; [0x9a 0x10 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F040 (31:0); +Idx:4730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f038:[0x9f040] num_i(2) last_sz(4) (ISA=A64) E --- ) +Idx:4730; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x9f040; excep num (0x02) ) +Idx:4737; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4742; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4743; ID:0; [0xd5 ]; I_ATOM_F5 : Atom format 5.; NNNNN +Idx:4743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38848:[0x38850] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38850:[0x38858] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4744; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4744; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38858:[0x38860] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4744; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38860:[0x38868] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4744; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b198:[0x3b1ac] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4744; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b7cc:[0x9b7e0] num_i(5) last_sz(4) (ISA=A64) E iBR ) +Idx:4745; ID:0; [0x9a 0x20 0x7c 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F880 (31:0); +Idx:4750; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f880:[0x9f888] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4751; ID:0; [0x9a 0x6b 0x58 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0003B1AC (31:0); +Idx:4756; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1ac:[0x3b1b4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4756; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4757; ID:0; [0x9a 0x10 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F040 (31:0); +Idx:4762; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4762; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f040:[0x9f048] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4763; ID:0; [0x9a 0x4b 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0001392C (31:0); +Idx:4768; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:4768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1392c:[0x1398c] num_i(24) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1398c:[0x13990] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13ff8:[0x14008] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14008:[0x1400c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14048:[0x14058] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4769; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14058:[0x1405c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14078:[0x14088] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14094:[0x140ac] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4770; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4770; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4770; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4770; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4771; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:4776; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4777; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4778; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4779; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4780; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4781; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4786; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4786; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4787; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4792; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4793; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4794; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4795; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4796; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4797; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4798; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4799; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4800; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4801; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4802; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4803; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4804; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4805; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4806; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4807; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4808; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4809; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4810; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4811; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4812; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4815; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4816; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4818; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4819; ID:0; [0x9a 0x2b 0x20 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000140AC (31:0); +Idx:4824; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x140ac:[0x140d0] num_i(9) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9db4c:[0x9db68] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9db68:[0x9db70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4825; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9dbd0:[0x9dbec] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4826; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4828; ID:0; [0x9a 0x14 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F050 (31:0); +Idx:4826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f048:[0x9f050] num_i(2) last_sz(4) (ISA=A64) E --- ) +Idx:4826; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x9f050; excep num (0x02) ) +Idx:4833; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4838; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4839; ID:0; [0xd5 ]; I_ATOM_F5 : Atom format 5.; NNNNN +Idx:4839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38848:[0x38850] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38850:[0x38858] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4840; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38858:[0x38860] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38860:[0x38868] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38868:[0x38870] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4841; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1b4:[0x3b1cc] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9dc4c:[0x9dc64] num_i(6) last_sz(4) (ISA=A64) E iBR ) +Idx:4842; ID:0; [0x9a 0x6c 0x08 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A11B0 (31:0); +Idx:4842; ID:2; OCSD_GEN_TRC_ELEM_EO_TRACE() +ID:0 END OF TRACE DATA +Trace Packet Lister : Trace buffer done, processed 4847 bytes. diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/rs_entry.bin b/decoder/tests/snapshots-ete/trace_file_cid_vmid/rs_entry.bin Binary files differnew file mode 100644 index 0000000..7e59171 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/rs_entry.bin diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/session1.bin b/decoder/tests/snapshots-ete/trace_file_cid_vmid/session1.bin Binary files differnew file mode 100644 index 0000000..1cb37a3 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/session1.bin diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/snapshot.ini b/decoder/tests/snapshots-ete/trace_file_cid_vmid/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/trace_file_cid_vmid/trace.ini b/decoder/tests/snapshots-ete/trace_file_cid_vmid/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_cid_vmid/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/ETE_0_s1.ini b/decoder/tests/snapshots-ete/trace_file_vmid/ETE_0_s1.ini new file mode 100644 index 0000000..d9f2e49 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x81 +TRCTRACEIDR=0x2 +TRCDEVARCH=0x47705a13 +TRCIDR0=0x2801cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/OTHERS_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/OTHERS_exec Binary files differnew file mode 100644 index 0000000..c609c17 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..b5e3c24 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/checkpoint_45_0_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/checkpoint_45_0_exec Binary files differnew file mode 100644 index 0000000..155490b --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/checkpoint_45_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_42_0_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_42_0_exec Binary files differnew file mode 100644 index 0000000..a3c084c --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_42_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_1_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_1_exec Binary files differnew file mode 100644 index 0000000..b2e62c9 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_1_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_3_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_3_exec Binary files differnew file mode 100644 index 0000000..69ebe2e --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_43_3_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_0_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_0_exec Binary files differnew file mode 100644 index 0000000..aca396d --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_0_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_1_exec b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_1_exec Binary files differnew file mode 100644 index 0000000..6edfd08 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/bindir/code_44_1_exec diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/cpu_0.ini b/decoder/tests/snapshots-ete/trace_file_vmid/cpu_0.ini new file mode 100644 index 0000000..d1d6830 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/cpu_0.ini @@ -0,0 +1,52 @@ +[device] +name=cpu_0 +class=core +type=Cortex-A53 + +[regs] +PC(size:64)=0xFFFFFFC000081000 +SP(size:64)=0 +SCTLR_EL1=0x1007 +CPSR=0x1C5 + + +[dump1] +file=bindir/OTHERS_exec +address=0x00010000 +length=0x410f0 + +[dump2] +file=bindir/code_42_0_exec +address=0x01000000 +length=0x84 + +[dump3] +file=bindir/code_44_0_exec +address=0x010000b8 +length=0xf48 + +[dump4] +file=bindir/checkpoint_45_0_exec +address=0x02800000 +length=0x638 + +[dump5] +file=bindir/VAL_NON_DET_CODE_exec +address=0x00090000 +length=0x17ea0 + +[dump6] +file=bindir/code_43_3_exec +address=0x010000a8 +length=0x4 + +[dump7] +file=bindir/code_43_1_exec +address=0x01000090 +length=0x10 + +[dump8] +file=bindir/code_44_1_exec +address=0x01001000 +length=0xc44 + diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/decode/fulldecode.txt b/decoder/tests/snapshots-ete/trace_file_vmid/decode/fulldecode.txt new file mode 100644 index 0000000..8e0b867 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/decode/fulldecode.txt @@ -0,0 +1,10250 @@ +Trace Packet Lister: CS Decode library testing +----------------------------------------------- + +** Library Version : 0.13.0-dev-ete + +Test Command Line:- +C:\work\opencsd-arm-gerrit\local-work-pp-local-only\opencsd-local\decoder\tests\build\win-vs2015\trc_pkt_lister\..\..\..\bin\win32\dbg\trc_pkt_lister.exe -ss_dir ../../../snapshots-ete/trace_file_vmid -decode -logfilename ../../../snapshots-ete/trace_file_vmid/decode/fulldecode.txt + +Trace Packet Lister : reading snapshot from path ../../../snapshots-ete/trace_file_vmid +Using ETB_1 as trace source +Trace Packet Lister : Protocol printer ETE on Trace ID 0x0 +Trace Packet Lister : Set trace element decode printer +Gen_Info : Mapped Memory Accessors +Gen_Info : FileAcc; Range::0x10000:510ef; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/OTHERS_exec +Gen_Info : FileAcc; Range::0x1000000:1000083; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/code_42_0_exec +Gen_Info : FileAcc; Range::0x10000b8:1000fff; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/code_44_0_exec +Gen_Info : FileAcc; Range::0x2800000:2800637; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/checkpoint_45_0_exec +Gen_Info : FileAcc; Range::0x90000:a7e9f; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/VAL_NON_DET_CODE_exec +Gen_Info : FileAcc; Range::0x10000a8:10000ab; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/code_43_3_exec +Gen_Info : FileAcc; Range::0x1000090:100009f; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/code_43_1_exec +Gen_Info : FileAcc; Range::0x1001000:1001c43; Mem Space::Any +Filename=../../../snapshots-ete/trace_file_vmid\bindir/code_44_1_exec +Gen_Info : ======================== +Idx:0; ID:0; [0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x80 ]; I_ASYNC : Alignment Synchronisation. +Idx:0; ID:2; OCSD_GEN_TRC_ELEM_NO_SYNC() +Idx:12; ID:0; [0x01 0x00 ]; I_TRACE_INFO : Trace Info.; INFO=0x0 +Idx:14; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:15; ID:0; [0x82 0x6e 0x08 0x0a 0x00 0x71 0x00 0x00 0x00 0x00 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x000A11B8; Ctxt: AArch64,EL1, NS; VMID=0x0000; +Idx:25; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:14; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:15; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=Unk) EL1N; 64-bit; VMID=0x0; ) +Idx:25; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa11b8:[0xa11bc] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:26; ID:0; [0x9a 0x73 0x58 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0003B1CC (31:0); +Idx:31; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:31; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1cc:[0x3b1d4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:31; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:32; ID:0; [0x9a 0x14 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F050 (31:0); +Idx:37; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:37; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f050:[0x9f058] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:38; ID:0; [0x9a 0x6f 0x1f 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013FBC (31:0); +Idx:43; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:43; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13fbc:[0x13fcc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:43; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13fcc:[0x13fd0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:43; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13ff4:[0x13ff8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:43; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x141e0:[0x141f0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:44; ID:0; [0x9a 0x00 0x04 0x04 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00040800 (31:0); +Idx:49; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:49; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40800:[0x4081c] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:49; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:50; ID:0; [0x9a 0x4b 0x39 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A732C (31:0); +Idx:55; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:57; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:55; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:57; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa732c:[0xa7330] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:58; ID:0; [0x9a 0x25 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000094 (31:0); +Idx:63; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:63; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000094:[0x10000a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:63; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000a8:[0x10000ac] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:63; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000b8:[0x10000c0] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:63; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:63; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:64; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:69; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:69; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:69; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:70; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:72; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:72; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:72; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:72; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:72; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:72; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:73; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:73; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:73; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:73; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:74; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:77; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:77; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:78; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:78; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:78; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:78; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:79; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:79; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:80; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:80; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:80; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:80; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:81; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:81; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:82; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:87; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:87; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:88; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:93; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:93; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:93; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:93; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:94; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:94; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:94; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:94; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:95; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:95; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:95; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:95; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:96; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:96; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:96; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:96; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:97; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:97; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:98; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:98; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:99; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:99; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:100; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:103; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:104; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:105; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:107; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:108; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:109; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:110; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:111; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:112; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:113; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:114; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:115; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:116; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:118; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:119; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:120; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:121; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:123; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:124; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:125; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:126; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:127; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:128; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:129; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:130; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:131; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:132; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:133; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:136; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:137; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:139; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:140; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:143; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:144; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:145; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:146; ID:0; [0x9a 0x30 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010000C0 (31:0); +Idx:151; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10000c0:[0x1000108] num_i(18) last_sz(4) (ISA=A64) E BR b+link ) +Idx:151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:151; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:152; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:153; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:158; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:159; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:160; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:161; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:162; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:162; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:163; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:168; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:168; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:169; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:174; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:174; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:175; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:176; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:176; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:177; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:177; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:177; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:177; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:178; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:179; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:180; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:181; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:182; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:183; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:184; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:185; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:186; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:187; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:188; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:189; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:190; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:191; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:191; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:192; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:193; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:194; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:195; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:196; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:197; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:197; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:198; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:199; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:200; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:200; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:201; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:202; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:203; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:204; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:205; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:206; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:207; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:208; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:209; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:210; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:211; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:212; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:213; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:214; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:215; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:216; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:217; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:218; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:219; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:220; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:221; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:222; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:223; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:224; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:225; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:226; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:227; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:228; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:229; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:230; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:231; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:232; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:233; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:234; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:235; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:236; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:237; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:238; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:239; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:240; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:241; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:242; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:243; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:244; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:247; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:248; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:250; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:251; ID:0; [0x9a 0x42 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000108 (31:0); +Idx:256; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:258; ID:0; [0x95 0x4a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000128 (31:0) ~[0x128] +Idx:256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000108:[0x1000128] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:256; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000128; excep num (0x03) ) +Idx:260; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:262; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:267; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:260; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:268; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:269; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:274; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:275; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:277; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:278; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:283; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:284; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:286; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:287; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:288; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:289; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:294; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:295; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:295; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:296; ID:0; [0x9a 0x4b 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100012C (31:0); +Idx:301; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:303; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:301; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100012c:[0x1000170] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:304; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:309; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:310; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:312; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:313; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:314; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:315; ID:0; [0x9a 0x5c 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000170 (31:0); +Idx:320; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000170:[0x10001bc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:321; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:322; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:323; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:324; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:325; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:325; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:326; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:327; ID:0; [0x9a 0x6f 0x00 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010001BC (31:0); +Idx:332; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10001bc:[0x1000208] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:333; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:334; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:335; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:336; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:337; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:338; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:339; ID:0; [0x9a 0x02 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000208 (31:0); +Idx:344; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000208:[0x100024c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:345; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:346; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:346; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:346; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:347; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:348; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:349; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:350; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:351; ID:0; [0x9a 0x13 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100024C (31:0); +Idx:356; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100024c:[0x1000278] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:357; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:357; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:358; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:363; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:364; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:364; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:364; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:364; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:365; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:366; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:367; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:368; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:373; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:374; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:379; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:380; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:380; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:380; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:380; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:381; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:381; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:382; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:383; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:384; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:385; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:386; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:387; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:388; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:389; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:390; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:391; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:392; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:393; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:394; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:395; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:396; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:397; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:397; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:398; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:399; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:400; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:401; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:402; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:403; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:404; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:405; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:405; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:406; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:406; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:407; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:408; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:409; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:410; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:411; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:412; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:413; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:414; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:415; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:416; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:417; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:418; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:419; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:420; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:421; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:422; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:423; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:424; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:425; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:426; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:427; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:428; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:429; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:430; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:431; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:433; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:434; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:435; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:436; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:437; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:438; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:439; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:440; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:441; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:442; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:443; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:444; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:445; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:446; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:447; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:448; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:449; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:452; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:453; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:455; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:456; ID:0; [0x9a 0x1e 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000278 (31:0); +Idx:461; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:463; ID:0; [0x95 0x26 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000298 (31:0) ~[0x98] +Idx:461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000278:[0x1000298] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:461; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000298; excep num (0x03) ) +Idx:465; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:467; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:472; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:465; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:473; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:474; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:479; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:480; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:482; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:483; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:488; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:489; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:491; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:492; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:493; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:494; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:499; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:500; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:500; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:501; ID:0; [0x9a 0x27 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100029C (31:0); +Idx:506; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:508; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:506; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100029c:[0x10002e0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:509; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:514; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:515; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:517; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:518; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:519; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:520; ID:0; [0x9a 0x38 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010002E0 (31:0); +Idx:525; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10002e0:[0x100032c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:526; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:527; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:528; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:529; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:530; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:531; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:532; ID:0; [0x9a 0x4b 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100032C (31:0); +Idx:537; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100032c:[0x1000378] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:538; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:539; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:540; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:541; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:542; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:543; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:544; ID:0; [0x9a 0x5e 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000378 (31:0); +Idx:549; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000378:[0x10003bc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:550; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:551; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:552; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:553; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:554; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:555; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:556; ID:0; [0x9a 0x6f 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010003BC (31:0); +Idx:561; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10003bc:[0x10003e8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:562; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:563; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:568; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:569; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:570; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:571; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:572; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:573; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:578; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:579; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:584; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:585; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:586; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:587; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:588; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:589; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:590; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:590; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:591; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:591; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:592; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:593; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:594; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:595; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:596; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:597; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:598; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:599; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:600; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:601; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:602; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:603; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:604; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:604; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:605; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:606; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:607; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:608; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:609; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:610; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:611; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:612; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:613; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:614; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:614; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:615; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:616; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:617; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:618; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:619; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:620; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:621; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:622; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:623; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:624; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:625; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:626; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:627; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:628; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:629; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:630; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:631; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:632; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:633; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:634; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:635; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:636; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:637; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:638; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:639; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:640; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:641; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:642; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:643; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:644; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:645; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:646; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:647; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:648; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:649; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:650; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:651; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:652; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:653; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:654; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:657; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:658; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:660; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:661; ID:0; [0x9a 0x7a 0x01 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010003E8 (31:0); +Idx:666; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:668; ID:0; [0x95 0x82 0x02 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000408 (31:0) ~[0x408] +Idx:666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10003e8:[0x1000408] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:666; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000408; excep num (0x03) ) +Idx:671; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:673; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:678; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:671; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:679; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:680; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:685; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:686; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:688; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:689; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:694; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:695; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:697; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:698; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:699; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:700; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:705; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:706; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:706; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:707; ID:0; [0x9a 0x03 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100040C (31:0); +Idx:712; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:714; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:712; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100040c:[0x1000450] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:715; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:720; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:721; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:723; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:724; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:725; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:726; ID:0; [0x9a 0x14 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000450 (31:0); +Idx:731; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000450:[0x100049c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:732; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:733; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:734; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:735; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:736; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:736; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:737; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:738; ID:0; [0x9a 0x27 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100049C (31:0); +Idx:743; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100049c:[0x10004e8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:743; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:744; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:745; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:745; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:745; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:746; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:747; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:747; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:748; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:748; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:749; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:750; ID:0; [0x9a 0x3a 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010004E8 (31:0); +Idx:755; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10004e8:[0x100052c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:756; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:757; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:757; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:757; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:758; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:759; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:760; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:760; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:761; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:762; ID:0; [0x9a 0x4b 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100052C (31:0); +Idx:767; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100052c:[0x1000558] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:768; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:769; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:774; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:775; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:776; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:777; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:778; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:778; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:779; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:784; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:784; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:785; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:790; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:791; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:792; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:793; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:794; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:795; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:796; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:797; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:798; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:799; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:800; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:801; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:802; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:803; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:804; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:805; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:806; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:807; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:808; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:809; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:810; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:811; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:812; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:813; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:814; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:815; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:816; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:817; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:818; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:819; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:820; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:821; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:822; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:823; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:824; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:825; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:826; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:827; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:828; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:829; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:830; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:831; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:832; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:833; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:834; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:835; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:836; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:837; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:838; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:839; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:840; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:841; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:842; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:843; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:844; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:845; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:846; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:847; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:848; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:849; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:850; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:851; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:852; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:853; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:854; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:855; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:856; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:857; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:858; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:859; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:860; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:861; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:864; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:865; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:867; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:868; ID:0; [0x9a 0x56 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000558 (31:0); +Idx:873; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:875; ID:0; [0x95 0x5e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000578 (31:0) ~[0x178] +Idx:873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000558:[0x1000578] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:873; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000578; excep num (0x03) ) +Idx:877; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:879; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:884; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:877; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:885; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:886; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:891; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:892; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:894; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:895; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:900; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:901; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:903; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:904; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:905; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:906; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:911; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:912; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:912; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:913; ID:0; [0x9a 0x5f 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100057C (31:0); +Idx:918; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:920; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:918; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100057c:[0x10005c0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:921; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:926; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:927; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:929; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:930; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:931; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:932; ID:0; [0x9a 0x70 0x02 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010005C0 (31:0); +Idx:937; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10005c0:[0x100060c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:938; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:939; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:940; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:941; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:942; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:943; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:944; ID:0; [0x9a 0x03 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100060C (31:0); +Idx:949; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100060c:[0x1000658] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:950; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:951; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:952; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:953; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:954; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:955; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:956; ID:0; [0x9a 0x16 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000658 (31:0); +Idx:961; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000658:[0x100069c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:962; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:963; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:964; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:965; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:966; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:967; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:968; ID:0; [0x9a 0x27 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100069C (31:0); +Idx:973; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100069c:[0x10006c8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:974; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:975; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:980; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:981; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:982; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:983; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:984; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:985; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:990; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:991; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:996; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:997; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:997; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:998; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:999; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1000; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1001; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1001; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1002; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1003; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1004; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1005; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1006; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1007; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1008; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1008; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1009; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1009; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1010; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1011; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1011; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1012; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1013; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1014; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1015; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1016; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1017; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1018; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1018; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1019; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1019; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1020; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1020; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1021; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1021; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1022; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1023; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1024; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1025; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1025; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1026; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1027; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1028; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1029; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1030; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1031; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1032; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1033; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1034; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1035; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1036; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1037; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1038; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1039; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1040; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1041; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1042; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1043; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1044; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1045; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1046; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1047; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1048; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1049; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1050; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1051; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1052; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1053; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1054; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1055; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1056; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1057; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1058; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1059; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1060; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1061; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1062; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1063; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1064; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1065; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1066; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1067; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1070; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1071; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1073; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1074; ID:0; [0x9a 0x32 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010006C8 (31:0); +Idx:1079; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1081; ID:0; [0x95 0x3a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010006E8 (31:0) ~[0xE8] +Idx:1079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10006c8:[0x10006e8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1079; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10006e8; excep num (0x03) ) +Idx:1083; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1085; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1090; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1083; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:1090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1091; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1092; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1097; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1098; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1100; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1101; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1106; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1107; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1109; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1110; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1111; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1112; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1117; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1118; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1118; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1119; ID:0; [0x9a 0x3b 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010006EC (31:0); +Idx:1124; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1126; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1124; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:1126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10006ec:[0x1000730] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1127; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1132; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1133; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1135; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1136; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1137; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1138; ID:0; [0x9a 0x4c 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000730 (31:0); +Idx:1143; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000730:[0x100077c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1143; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1144; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1145; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1146; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1147; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1148; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1149; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1149; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1150; ID:0; [0x9a 0x5f 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100077C (31:0); +Idx:1155; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100077c:[0x10007c8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1155; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1156; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1157; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1157; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1157; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1158; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1159; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1160; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1160; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1161; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1162; ID:0; [0x9a 0x72 0x03 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010007C8 (31:0); +Idx:1167; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1167; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10007c8:[0x100080c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1167; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1167; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1168; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1169; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1170; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1171; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1172; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1173; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1173; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1174; ID:0; [0x9a 0x03 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100080C (31:0); +Idx:1179; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100080c:[0x1000838] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1180; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1181; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1186; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1187; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1188; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1188; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1189; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1189; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1190; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1191; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1196; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1197; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1202; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1203; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1203; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1204; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1205; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1206; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1207; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1208; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1209; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1210; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1211; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1212; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1213; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1213; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1214; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1215; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1216; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1216; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1217; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1217; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1218; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1219; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1219; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1220; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1221; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1222; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1223; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1224; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1225; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1226; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1227; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1228; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1229; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1230; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1231; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1232; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1233; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1234; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1235; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1236; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1237; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1238; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1239; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1240; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1241; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1242; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1243; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1244; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1245; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1246; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1247; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1248; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1249; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1250; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1251; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1252; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1253; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1254; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1255; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1256; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1257; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1258; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1259; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1260; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1261; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1262; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1263; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1264; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1265; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1266; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1267; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1268; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1269; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1270; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1271; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1272; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1273; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1276; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1277; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1279; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1280; ID:0; [0x9a 0x0e 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000838 (31:0); +Idx:1285; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1287; ID:0; [0x95 0x16 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000858 (31:0) ~[0x58] +Idx:1285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000838:[0x1000858] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1285; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000858; excep num (0x03) ) +Idx:1289; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1291; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1296; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1289; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:1296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1297; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1298; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1303; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1304; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1306; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1307; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1312; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1313; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1315; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1315; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1316; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1317; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1318; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1323; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1324; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1324; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1325; ID:0; [0x9a 0x17 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100085C (31:0); +Idx:1330; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1332; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1330; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:1332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100085c:[0x10008a0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1333; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1338; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1339; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1341; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1342; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1342; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1343; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1344; ID:0; [0x9a 0x28 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010008A0 (31:0); +Idx:1349; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10008a0:[0x10008ec] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1350; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1351; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1351; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1351; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1352; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1353; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1354; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1354; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1355; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1355; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1356; ID:0; [0x9a 0x3b 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010008EC (31:0); +Idx:1361; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10008ec:[0x1000938] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1362; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1363; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1363; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1364; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1365; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1365; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1366; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1366; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1367; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1368; ID:0; [0x9a 0x4e 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000938 (31:0); +Idx:1373; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000938:[0x100097c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1373; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1374; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1375; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1376; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1377; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1378; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1379; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1380; ID:0; [0x9a 0x5f 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100097C (31:0); +Idx:1385; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100097c:[0x10009a8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1386; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1387; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1392; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1393; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1393; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1394; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1394; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1395; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1396; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1397; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1402; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1403; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1408; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1409; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1410; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1411; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1411; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1412; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1413; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1414; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1415; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1416; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1417; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1418; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1419; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1420; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1421; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1422; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1423; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1424; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1425; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1426; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1426; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1427; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1427; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1428; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1429; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1430; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1431; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1433; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1435; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1436; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1437; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1438; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1439; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1440; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1440; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1441; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1442; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1442; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1443; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1443; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1444; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1445; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1446; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1447; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1448; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1449; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1450; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1451; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1452; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1453; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1454; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1455; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1456; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1457; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1458; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1459; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1460; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1461; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1462; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1463; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1464; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1465; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1466; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1467; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1468; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1469; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1470; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1471; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1472; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1473; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1474; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1475; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1476; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1477; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1478; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1479; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1480; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1483; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1484; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1486; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1487; ID:0; [0x9a 0x6a 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010009A8 (31:0); +Idx:1492; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1494; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010009C8 (31:0) ~[0x1C8] +Idx:1492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10009a8:[0x10009c8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1492; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10009c8; excep num (0x03) ) +Idx:1496; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1498; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1503; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1496; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:1503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1504; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1505; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1510; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1511; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1513; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1514; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1519; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1520; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1522; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1523; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1524; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1525; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1530; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1531; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1531; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1532; ID:0; [0x9a 0x73 0x04 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010009CC (31:0); +Idx:1537; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1539; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1537; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:1539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10009cc:[0x1000a10] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1540; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1545; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1546; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1548; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1549; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1550; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1551; ID:0; [0x9a 0x04 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000A10 (31:0); +Idx:1556; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000a10:[0x1000a5c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1557; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1558; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1559; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1560; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1561; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1562; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1563; ID:0; [0x9a 0x17 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000A5C (31:0); +Idx:1568; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000a5c:[0x1000aa8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1569; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1570; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1571; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1572; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1573; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1574; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1575; ID:0; [0x9a 0x2a 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000AA8 (31:0); +Idx:1580; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000aa8:[0x1000aec] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1581; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1582; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1583; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1584; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1584; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1585; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1585; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1586; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1587; ID:0; [0x9a 0x3b 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000AEC (31:0); +Idx:1592; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000aec:[0x1000b18] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1592; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1593; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1593; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1594; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1599; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1600; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1601; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1601; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1602; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1602; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1603; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1603; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1604; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1609; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1609; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1610; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1615; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1616; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1617; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1618; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1619; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1619; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1620; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1621; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1622; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1623; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1624; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1625; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1626; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1627; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1628; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1629; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1630; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1631; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1632; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1632; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1633; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1633; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1634; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1634; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1635; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1636; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1636; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1637; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1638; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1639; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1640; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1641; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1642; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1642; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1643; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1643; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1644; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1644; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1645; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1646; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1646; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1647; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1648; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1648; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1649; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1650; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1650; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1651; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1652; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1653; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1654; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1655; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1656; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1657; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1658; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1659; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1660; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1661; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1662; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1663; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1664; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1665; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1666; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1667; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1668; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1669; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1670; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1671; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1672; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1673; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1674; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1675; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1676; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1677; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1678; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1679; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1680; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1681; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1682; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1683; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1684; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1685; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1686; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1687; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1690; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1691; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1693; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1694; ID:0; [0x9a 0x46 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B18 (31:0); +Idx:1699; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1701; ID:0; [0x95 0x4e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000B38 (31:0) ~[0x138] +Idx:1699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b18:[0x1000b38] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1699; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000b38; excep num (0x03) ) +Idx:1703; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1705; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1710; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1703; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:1710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1711; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1712; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1717; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1718; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1720; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1721; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1726; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1727; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1729; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1730; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1731; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1732; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1737; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1737; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1738; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1738; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1739; ID:0; [0x9a 0x4f 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B3C (31:0); +Idx:1744; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1746; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1744; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:1746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b3c:[0x1000b80] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1747; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1752; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1752; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1752; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1753; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1755; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1756; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1757; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1757; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1758; ID:0; [0x9a 0x60 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000B80 (31:0); +Idx:1763; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000b80:[0x1000bcc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1763; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1764; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1765; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1766; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1767; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1768; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1769; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1770; ID:0; [0x9a 0x73 0x05 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000BCC (31:0); +Idx:1775; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000bcc:[0x1000c18] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1776; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1777; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1778; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1779; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1779; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1780; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1780; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1781; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1782; ID:0; [0x9a 0x06 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C18 (31:0); +Idx:1787; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1787; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c18:[0x1000c5c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1787; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1787; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1788; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1789; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1790; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1791; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1792; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1793; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1794; ID:0; [0x9a 0x17 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C5C (31:0); +Idx:1799; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c5c:[0x1000c88] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1800; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1801; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:1806; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:1806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1807; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1808; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1809; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1809; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1810; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1810; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1811; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:1816; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1817; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:1822; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:1822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1823; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1823; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1824; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1824; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1825; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1826; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1827; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1828; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1829; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1830; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1831; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1832; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1833; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1834; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1835; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1836; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1837; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1838; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1839; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1840; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1840; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1841; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1842; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1843; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1844; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1845; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1846; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1847; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1848; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1849; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1850; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1851; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1851; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1852; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1852; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1853; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1853; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1854; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1855; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1856; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1856; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1857; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1858; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1858; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1859; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1859; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1860; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1860; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1861; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1862; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1863; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1864; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1865; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1866; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1867; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1868; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1869; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1870; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1871; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1872; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1873; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1874; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1875; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1876; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1877; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1878; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1879; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1880; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1881; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1882; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1883; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1884; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1885; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1886; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1887; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1888; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1889; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1890; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1891; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1892; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:1892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1893; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1894; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:1897; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1898; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:1900; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1901; ID:0; [0x9a 0x22 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000C88 (31:0); +Idx:1906; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:1908; ID:0; [0x95 0x2a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000CA8 (31:0) ~[0xA8] +Idx:1906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000c88:[0x1000ca8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:1906; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000ca8; excep num (0x03) ) +Idx:1910; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:1912; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:1917; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1910; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:1917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:1917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1918; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:1919; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:1924; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1925; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:1927; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1928; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1933; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1934; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1936; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1937; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1938; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1939; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:1944; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:1944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1945; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:1945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:1945; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:1946; ID:0; [0x9a 0x2b 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000CAC (31:0); +Idx:1951; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:1953; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1951; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:1953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000cac:[0x1000cf0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1954; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:1959; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1960; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:1962; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1963; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1964; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1965; ID:0; [0x9a 0x3c 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000CF0 (31:0); +Idx:1970; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000cf0:[0x1000d3c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1971; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1972; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1973; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1974; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1975; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1976; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1977; ID:0; [0x9a 0x4f 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000D3C (31:0); +Idx:1982; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000d3c:[0x1000d88] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1983; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1984; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1985; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1986; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1987; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:1988; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1989; ID:0; [0x9a 0x62 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000D88 (31:0); +Idx:1994; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:1994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000d88:[0x1000dcc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1994; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:1995; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:1996; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:1996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:1996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:1997; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:1998; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:1998; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:1999; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:1999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2000; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2000; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2001; ID:0; [0x9a 0x73 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000DCC (31:0); +Idx:2006; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000dcc:[0x1000df8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2006; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2007; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2007; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2008; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2013; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2013; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2014; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2015; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2016; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2017; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2018; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2023; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2024; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2029; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2029; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2030; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2030; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2031; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2031; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2032; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2033; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2033; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2034; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2035; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2036; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2037; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2038; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2039; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2040; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2041; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2041; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2042; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2042; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2043; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2044; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2045; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2045; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2046; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2047; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2048; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2048; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2049; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2049; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2050; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2050; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2051; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2051; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2052; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2053; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2054; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2055; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2056; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2057; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2058; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2059; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2059; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2060; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2060; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2061; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2062; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2063; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2064; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2064; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2065; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2065; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2066; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2066; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2067; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2067; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2068; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2068; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2069; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2070; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2071; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2072; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2073; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2074; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2075; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2076; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2077; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2078; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2079; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2080; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2081; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2082; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2083; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2084; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2085; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2086; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2087; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2088; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2089; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2090; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2091; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2092; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2093; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2094; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2095; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2096; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2097; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2098; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2099; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2100; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2101; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2104; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2105; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2107; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2108; ID:0; [0x9a 0x7e 0x06 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000DF8 (31:0); +Idx:2113; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2115; ID:0; [0x95 0x86 0x07 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000E18 (31:0) ~[0xE18] +Idx:2113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000df8:[0x1000e18] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2113; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000e18; excep num (0x03) ) +Idx:2118; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2120; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2125; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2118; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:2125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2126; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2127; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2132; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2133; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2135; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2136; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2141; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2142; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2144; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2144; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2145; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2146; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2146; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2147; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2152; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2152; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2153; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2153; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2153; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2153; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2154; ID:0; [0x9a 0x07 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000E1C (31:0); +Idx:2159; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2161; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2159; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:2161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000e1c:[0x1000e60] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2161; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2162; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2167; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2167; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2167; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2168; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2170; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2170; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2171; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2171; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2172; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2173; ID:0; [0x9a 0x18 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000E60 (31:0); +Idx:2178; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000e60:[0x1000eac] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2179; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2180; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2181; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2182; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2182; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2183; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2183; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2184; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2185; ID:0; [0x9a 0x2b 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000EAC (31:0); +Idx:2190; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000eac:[0x1000ef8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2190; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2191; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2192; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2193; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2194; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2194; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2195; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2195; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2196; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2196; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2197; ID:0; [0x9a 0x3e 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000EF8 (31:0); +Idx:2202; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000ef8:[0x1000f3c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2202; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2203; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2204; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2204; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2205; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2206; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2207; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2208; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2209; ID:0; [0x9a 0x4f 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F3C (31:0); +Idx:2214; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f3c:[0x1000f68] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2214; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2215; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2216; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2221; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2222; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2223; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2224; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2225; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2226; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2231; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2232; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2237; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2238; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2239; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2240; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2241; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2242; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2243; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2244; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2245; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2246; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2247; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2248; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2249; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2250; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2251; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2252; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2253; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2254; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2255; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2256; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2257; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2258; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2259; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2260; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2261; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2262; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2263; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2264; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2265; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2266; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2267; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2268; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2269; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2270; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2271; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2272; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2273; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2274; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2275; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2276; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2277; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2278; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2279; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2280; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2280; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2281; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2281; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2282; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2282; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2283; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2284; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2284; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2285; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2285; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2286; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2287; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2287; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2288; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2288; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2289; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2290; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2291; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2292; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2293; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2294; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2295; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2296; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2297; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2297; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2298; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2298; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2299; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2299; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2300; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2301; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2302; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2302; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2303; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2304; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2305; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2306; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2307; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2308; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2309; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2310; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2313; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2314; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2316; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2316; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2317; ID:0; [0x9a 0x5a 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F68 (31:0); +Idx:2322; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2324; ID:0; [0x95 0x62 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01000F88 (31:0) ~[0x188] +Idx:2322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f68:[0x1000f88] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2322; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1000f88; excep num (0x03) ) +Idx:2326; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2328; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2333; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2326; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:2333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2333; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2334; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2335; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2340; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2340; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2341; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2343; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2343; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2344; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2349; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2350; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2352; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2352; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2353; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2353; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2354; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2354; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2355; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2360; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2360; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2361; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2361; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2361; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2362; ID:0; [0x9a 0x63 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000F8C (31:0); +Idx:2367; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2369; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2367; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:2369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000f8c:[0x1000fd0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2369; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2370; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2375; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2376; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2378; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2379; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2379; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2380; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2380; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2381; ID:0; [0x9a 0x74 0x07 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01000FD0 (31:0); +Idx:2386; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1000fd0:[0x100101c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2387; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2388; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2389; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2390; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2390; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2391; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2391; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2392; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2393; ID:0; [0x9a 0x07 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100101C (31:0); +Idx:2398; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100101c:[0x1001068] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2399; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2400; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2401; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2402; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2403; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2404; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2405; ID:0; [0x9a 0x1a 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001068 (31:0); +Idx:2410; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001068:[0x10010ac] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2410; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2411; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2412; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2413; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2414; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2415; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2416; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2417; ID:0; [0x9a 0x2b 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010AC (31:0); +Idx:2422; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010ac:[0x10010d8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2422; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2423; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2424; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2429; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2430; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2431; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2432; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2433; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2434; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2439; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2439; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2440; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2445; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2445; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2446; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2446; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2447; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2447; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2448; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2449; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2450; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2451; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2452; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2453; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2454; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2455; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2456; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2457; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2458; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2458; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2459; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2459; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2460; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2460; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2461; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2462; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2463; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2463; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2464; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2464; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2465; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2466; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2467; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2468; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2469; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2470; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2471; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2472; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2473; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2474; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2475; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2476; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2477; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2477; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2478; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2479; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2480; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2481; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2481; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2482; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2482; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2483; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2484; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2485; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2486; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2487; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2488; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2489; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2490; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2491; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2492; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2492; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2493; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2493; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2494; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2494; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2495; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2496; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2497; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2498; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2499; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2500; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2500; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2501; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2501; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2502; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2503; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2503; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2504; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2504; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2505; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2506; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2507; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2507; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2508; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2508; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2509; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2509; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2510; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2511; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2512; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2513; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2514; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2515; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2516; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2517; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2518; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2521; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2522; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2524; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2525; ID:0; [0x9a 0x36 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010D8 (31:0); +Idx:2530; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2532; ID:0; [0x95 0x3e ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010010F8 (31:0) ~[0xF8] +Idx:2530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010d8:[0x10010f8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2530; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10010f8; excep num (0x03) ) +Idx:2534; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2536; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2541; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2534; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:2541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2542; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2543; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2548; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2549; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2551; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2552; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2557; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2558; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2560; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2561; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2562; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2563; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2568; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2569; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2569; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2570; ID:0; [0x9a 0x3f 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010010FC (31:0); +Idx:2575; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2577; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2575; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:2577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10010fc:[0x1001140] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2578; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2583; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2583; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2583; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2584; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2586; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2587; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2587; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2588; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2589; ID:0; [0x9a 0x50 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001140 (31:0); +Idx:2594; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001140:[0x100118c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2595; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2596; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2596; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2597; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2598; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2598; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2599; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2600; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2600; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2601; ID:0; [0x9a 0x63 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100118C (31:0); +Idx:2606; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100118c:[0x10011d8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2607; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2608; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2608; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2609; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2610; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2610; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2611; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2611; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2612; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2613; ID:0; [0x9a 0x76 0x08 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010011D8 (31:0); +Idx:2618; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10011d8:[0x100121c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2618; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2619; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2620; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2620; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2621; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2622; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2622; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2623; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2624; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2625; ID:0; [0x9a 0x07 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100121C (31:0); +Idx:2630; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100121c:[0x1001248] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2630; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2631; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2631; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2632; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2637; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2638; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2638; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2639; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2640; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2641; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2642; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2647; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2648; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2653; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2654; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2654; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2655; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2655; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2656; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2657; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2657; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2658; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2658; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2659; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2660; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2661; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2661; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2662; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2662; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2663; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2663; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2664; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2664; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2665; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2666; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2667; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2667; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2668; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2669; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2670; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2670; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2671; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2671; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2672; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2673; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2674; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2675; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2675; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2676; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2676; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2677; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2677; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2678; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2679; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2680; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2681; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2682; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2683; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2683; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2684; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2684; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2685; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2685; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2686; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2687; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2688; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2689; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2689; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2690; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2690; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2691; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2691; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2692; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2693; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2694; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2695; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2696; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2697; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2698; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2699; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2700; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2701; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2702; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2702; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2703; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2703; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2704; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2705; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2706; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2707; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2707; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2708; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2709; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2710; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2711; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2712; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2713; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2714; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2715; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2716; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2717; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2718; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2719; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2720; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2721; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2721; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2722; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2723; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2724; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2725; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2726; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2729; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2730; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2732; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2733; ID:0; [0x9a 0x12 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001248 (31:0); +Idx:2738; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2740; ID:0; [0x95 0x1a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001268 (31:0) ~[0x68] +Idx:2738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001248:[0x1001268] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2738; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001268; excep num (0x03) ) +Idx:2742; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2744; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2749; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2742; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:2749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2750; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2751; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2756; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2756; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2757; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2759; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2759; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2760; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2765; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2766; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2768; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2768; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2769; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2769; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2770; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2770; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2771; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2776; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2777; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2777; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2777; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2778; ID:0; [0x9a 0x1b 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100126C (31:0); +Idx:2783; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2785; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2783; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:2785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100126c:[0x10012b0] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2785; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2786; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2791; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2792; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2794; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2795; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2796; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2797; ID:0; [0x9a 0x2c 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010012B0 (31:0); +Idx:2802; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10012b0:[0x10012fc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2803; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2804; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2805; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2806; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2807; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2808; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2808; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2809; ID:0; [0x9a 0x3f 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010012FC (31:0); +Idx:2814; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10012fc:[0x1001348] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2815; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2816; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2817; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2818; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2818; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2819; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2819; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2820; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2821; ID:0; [0x9a 0x52 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001348 (31:0); +Idx:2826; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001348:[0x100138c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2827; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:2828; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2829; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:2830; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2831; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2832; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2833; ID:0; [0x9a 0x63 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100138C (31:0); +Idx:2838; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:2838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100138c:[0x10013b8] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2839; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2839; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2840; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:2845; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2846; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2847; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2848; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2849; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2850; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:2855; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2855; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2856; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:2861; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:2861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2862; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2863; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2864; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2864; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2865; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2865; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2866; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2866; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2867; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2867; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2868; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2868; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2869; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2870; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2870; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2871; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2871; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2872; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2872; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2873; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2873; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2874; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2874; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2875; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2875; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2876; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2876; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2877; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2877; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2878; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2878; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2879; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2879; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2880; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2881; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2882; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2882; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2883; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2883; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2884; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2884; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2885; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2885; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2886; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2886; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2887; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2888; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2889; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2890; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2890; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2891; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2891; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2892; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2892; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2893; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2893; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2894; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2894; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2895; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2895; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2896; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2896; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2897; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2897; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2898; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2898; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2899; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2899; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2900; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2900; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2901; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2902; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2903; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2904; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2904; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2905; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2905; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2906; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2906; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2907; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2907; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2908; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2908; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2909; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2909; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2910; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2910; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2911; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2912; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2913; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2913; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2914; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2914; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2915; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2915; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2916; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2916; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2917; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2917; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2918; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2919; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2920; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2921; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2922; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2923; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2923; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2924; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2924; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2925; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2925; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2926; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2926; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2927; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2927; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2928; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2929; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2929; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2930; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2930; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2931; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2931; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2932; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:2932; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2933; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2933; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2934; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:2937; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2938; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:2940; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2941; ID:0; [0x9a 0x6e 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010013B8 (31:0); +Idx:2946; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:2948; ID:0; [0x95 0x76 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010013D8 (31:0) ~[0x1D8] +Idx:2946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10013b8:[0x10013d8] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:2946; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10013d8; excep num (0x03) ) +Idx:2950; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:2952; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:2957; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2950; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:2957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:2957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2958; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:2959; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:2964; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2965; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:2967; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2968; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2973; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:2974; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:2976; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:2976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:2976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:2977; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:2978; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:2978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2979; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:2984; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:2984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:2985; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:2985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:2985; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:2986; ID:0; [0x9a 0x77 0x09 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010013DC (31:0); +Idx:2991; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:2993; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:2991; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:2993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10013dc:[0x1001420] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2993; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:2994; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:2999; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:2999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:2999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3000; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3002; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3002; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3003; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3003; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3004; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3004; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3005; ID:0; [0x9a 0x08 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001420 (31:0); +Idx:3010; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001420:[0x100146c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3010; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3011; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3012; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3012; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3013; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3014; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3014; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3015; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3015; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3016; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3017; ID:0; [0x9a 0x1b 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100146C (31:0); +Idx:3022; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100146c:[0x10014b8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3022; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3023; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3024; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3024; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3025; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3026; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3027; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3027; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3028; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3028; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3029; ID:0; [0x9a 0x2e 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010014B8 (31:0); +Idx:3034; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10014b8:[0x10014fc] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3034; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3035; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3036; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3037; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3038; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3038; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3039; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3039; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3040; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3040; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3041; ID:0; [0x9a 0x3f 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010014FC (31:0); +Idx:3046; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10014fc:[0x1001528] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3046; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3047; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3047; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3048; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3053; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3053; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3054; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3054; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3055; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3055; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3056; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3056; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3057; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3057; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3058; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3063; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3064; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3069; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3070; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3070; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3071; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3072; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3072; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3073; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3074; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3075; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3076; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3076; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3077; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3077; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3078; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3078; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3079; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3079; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3080; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3080; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3081; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3082; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3082; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3083; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3084; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3084; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3085; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3086; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3087; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3088; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3088; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3089; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3089; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3090; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3090; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3091; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3091; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3092; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3092; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3093; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3094; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3094; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3095; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3096; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3096; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3097; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3098; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3099; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3100; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3100; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3101; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3101; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3102; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3102; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3103; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3103; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3104; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3104; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3105; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3106; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3106; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3107; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3107; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3108; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3108; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3109; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3109; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3110; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3110; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3111; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3111; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3112; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3112; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3113; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3113; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3114; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3114; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3115; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3115; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3116; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3117; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3118; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3118; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3119; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3119; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3120; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3120; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3121; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3121; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3122; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3122; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3123; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3124; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3125; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3126; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3126; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3127; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3127; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3128; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3128; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3129; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3129; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3130; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3130; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3131; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3131; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3132; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3132; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3133; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3133; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3134; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3134; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3135; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3135; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3136; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3136; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3137; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3138; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3139; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3140; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3140; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3141; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3141; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3142; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3145; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3145; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3146; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3148; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3148; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3149; ID:0; [0x9a 0x4a 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001528 (31:0); +Idx:3154; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3156; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001548 (31:0) ~[0x148] +Idx:3154; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001528:[0x1001548] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:3154; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001548; excep num (0x03) ) +Idx:3158; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3160; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3165; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3158; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:3165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3166; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3167; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3172; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3172; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3173; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:3175; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3176; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3181; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3181; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3182; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3184; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3184; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3185; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3185; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3186; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3187; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:3192; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:3192; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3193; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:3193; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:3193; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:3194; ID:0; [0x9a 0x53 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100154C (31:0); +Idx:3199; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:3201; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3199; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:3201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100154c:[0x1001590] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3201; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3202; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3207; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3208; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3210; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3210; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3211; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3211; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3212; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3212; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3213; ID:0; [0x9a 0x64 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001590 (31:0); +Idx:3218; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001590:[0x10015dc] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3218; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3219; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3220; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3220; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3221; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3222; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3223; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3224; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3225; ID:0; [0x9a 0x77 0x0a 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010015DC (31:0); +Idx:3230; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10015dc:[0x1001628] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3231; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3232; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3233; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3234; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3235; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3236; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3237; ID:0; [0x9a 0x0a 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001628 (31:0); +Idx:3242; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001628:[0x100166c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3243; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3244; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3245; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3246; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3247; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3248; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3249; ID:0; [0x9a 0x1b 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100166C (31:0); +Idx:3254; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100166c:[0x1001674] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3255; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:3260; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3261; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:3263; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3264; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:3265; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:3268; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3269; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3270; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3273; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3274; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3275; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3276; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3277; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3278; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3283; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3284; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3289; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3289; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3290; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3290; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3291; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3291; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3292; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3293; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3293; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3294; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3294; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3295; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3295; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3296; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3296; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3297; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3300; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3300; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3301; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3301; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3302; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3304; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3304; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3305; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3305; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3306; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3306; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3307; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3307; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3308; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3308; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3309; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3310; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3310; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3311; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3311; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3312; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3313; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3314; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3315; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3317; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3317; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3318; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3318; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3319; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3319; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3320; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3322; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3323; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3323; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3324; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3325; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3325; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3325; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3325; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3326; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3327; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3327; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3328; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3328; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3329; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3329; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3330; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3330; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3331; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3334; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3335; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3337; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3338; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:3341; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3341; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3342; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:3344; ID:0; [0xdd ]; I_ATOM_F4 : Atom format 4.; NNNN +Idx:3344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3345; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afcc:[0x9afdc] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3345; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3346; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:3349; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3350; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3351; ID:0; [0x9a 0x1d 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001674 (31:0); +Idx:3356; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001674:[0x100167c] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3357; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:3362; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3362; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3362; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3362; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3362; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3363; ID:0; [0x9a 0x1f 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100167C (31:0); +Idx:3368; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100167c:[0x1001688] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001688:[0x1001690] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3369; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:3374; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3374; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3374; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3375; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:3377; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:3377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3377; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3378; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3379; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3382; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3382; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3383; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3383; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3384; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3385; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3385; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3386; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3386; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3387; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3392; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3392; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3393; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3398; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3398; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3399; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3399; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3400; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3400; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3401; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3401; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3402; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3402; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3403; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3403; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3404; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3404; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3405; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3408; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3408; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3409; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3409; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3410; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3412; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3412; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3413; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3413; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3414; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3414; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3415; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3416; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3416; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3417; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3417; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3418; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3418; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3419; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3419; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3420; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3420; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3421; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3423; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3423; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3424; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3425; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3426; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3428; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3428; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3429; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3430; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3431; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3431; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3432; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3432; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3433; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3433; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3434; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3435; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3436; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3437; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3438; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3441; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3441; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3442; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3444; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3445; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:3448; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3448; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3449; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3449; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3450; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3451; ID:0; [0x9a 0x24 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001690 (31:0); +Idx:3456; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3458; ID:0; [0x95 0x36 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010016D8 (31:0) ~[0xD8] +Idx:3456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001690:[0x10016d8] num_i(18) last_sz(4) (ISA=A64) E --- ) +Idx:3456; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10016d8; excep num (0x02) ) +Idx:3460; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3462; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3467; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3460; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:3467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3468; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3469; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3474; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3475; ID:0; [0xd9 ]; I_ATOM_F2 : Atom format 2.; EN +Idx:3475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3476; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3478; ID:0; [0x95 0xdf 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010F7C (31:0) ~[0x10F7C] +Idx:3476; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f60:[0x10f7c] num_i(7) last_sz(4) (ISA=A64) E --- ) +Idx:3476; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10f7c; excep num (0x02) ) +Idx:3481; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3482; ID:0; [0x82 0x36 0x0b 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????010016D8 (31:0); Ctxt: AArch64,EL0, NS; +Idx:3488; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3481; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3482; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:3488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10016d8:[0x1001704] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3489; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3490; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3495; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3496; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3496; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3497; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3497; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3498; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3499; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3499; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3500; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3505; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3506; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3511; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3512; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3512; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3513; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3513; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3514; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3514; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3515; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3515; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3516; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3516; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3517; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3518; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3518; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3519; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3519; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3520; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3520; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3521; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3521; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3522; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3522; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3523; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3524; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3524; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3525; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3525; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3526; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3526; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3527; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3528; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3528; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3529; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3529; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3530; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3531; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3532; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3532; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3533; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3533; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3534; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3534; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3535; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3536; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3536; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3537; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3537; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3538; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3538; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3539; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3540; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3541; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3541; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3542; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3542; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3543; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3543; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3544; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3544; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3545; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3545; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3546; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3546; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3547; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3547; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3548; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3548; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3549; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3549; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3550; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3550; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3551; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3551; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3552; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3552; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3553; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3553; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3554; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3555; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3556; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3557; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3558; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3558; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3559; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3559; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3560; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3560; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3561; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3561; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3562; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3562; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3563; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3564; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3564; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3565; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3565; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3566; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3567; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3567; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3568; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3568; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3569; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3569; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3570; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3571; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3571; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3572; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3572; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3573; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3573; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3574; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3575; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3575; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3576; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3576; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3577; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3577; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3578; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3579; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3579; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3580; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3580; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3581; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3581; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3582; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3583; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3586; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3586; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3587; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3589; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3589; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3590; ID:0; [0x9a 0x41 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001704 (31:0); +Idx:3595; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3597; ID:0; [0x95 0x49 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001724 (31:0) ~[0x124] +Idx:3595; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001704:[0x1001724] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:3595; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001724; excep num (0x03) ) +Idx:3599; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3600; ID:0; [0x82 0x4a 0x0b 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001728 (31:0); Ctxt: AArch64,EL0, NS; +Idx:3606; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3599; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3600; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:3606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001728:[0x100176c] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3606; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3607; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:3612; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3612; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3613; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:3615; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3616; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3616; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3617; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3617; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3618; ID:0; [0x9a 0x5b 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100176C (31:0); +Idx:3623; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100176c:[0x10017b8] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3623; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3624; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3625; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3626; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3627; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3628; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3628; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3629; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3629; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3630; ID:0; [0x9a 0x6e 0x0b 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010017B8 (31:0); +Idx:3635; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10017b8:[0x1001804] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3635; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3636; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3637; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3637; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3638; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3639; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3640; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3641; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3642; ID:0; [0x9a 0x01 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001804 (31:0); +Idx:3647; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001804:[0x1001848] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3647; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3648; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:3649; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3649; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3650; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:3651; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3651; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3652; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3652; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3653; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3653; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3654; ID:0; [0x9a 0x12 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001848 (31:0); +Idx:3659; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001848:[0x1001850] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3659; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3660; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:3665; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3665; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3666; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:3668; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3668; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3669; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3669; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:3670; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:3673; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3674; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3675; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3678; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3678; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3679; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3679; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3680; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3680; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3681; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3681; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3682; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3682; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3683; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3688; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3689; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3694; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3694; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3695; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3695; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3696; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3696; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3697; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3697; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3698; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3698; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3699; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3699; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3700; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3700; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3701; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3701; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3702; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3705; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3705; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3706; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3706; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3707; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3709; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3709; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3710; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3710; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3711; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3711; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3712; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3712; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3713; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3713; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3714; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3715; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3715; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3716; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3716; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3717; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3717; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3718; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3718; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3719; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3719; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3720; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3722; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3722; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3723; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3723; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3724; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3725; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3727; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3727; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3728; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3728; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3729; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3729; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3730; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3730; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3731; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3731; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3732; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3732; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3733; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3733; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3734; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3734; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3735; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3735; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3736; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3739; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3740; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3742; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3742; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3743; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:3746; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3747; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:3749; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3749; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3750; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3750; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3751; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:3754; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3754; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3755; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3755; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3756; ID:0; [0x9a 0x14 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001850 (31:0); +Idx:3761; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:3761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001850:[0x1001854] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001878:[0x1001880] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3761; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3762; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:3767; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3767; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3768; ID:0; [0x9a 0x20 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001880 (31:0); +Idx:3773; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001880:[0x100188c] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100188c:[0x1001894] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3774; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:3775; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3776; ID:0; [0x9a 0x25 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001894 (31:0); +Idx:3781; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001894:[0x10018a0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018a0:[0x10018a8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b090:[0x9b0a4] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3781; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:3782; ID:0; [0x9a 0x29 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B0A4 (31:0); +Idx:3787; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3787; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0a4:[0x9b0ac] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3787; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3788; ID:0; [0x95 0x2b ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B0AC (31:0) ~[0xAC] +Idx:3790; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:3790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0ac:[0x9b0d4] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b0d4:[0x9b0f0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b158:[0x9b168] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b168:[0x9b180] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3791; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3792; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:3795; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3796; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3797; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3798; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3799; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3800; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3805; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3806; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3811; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3812; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3812; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3813; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3813; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3814; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3815; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3815; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3816; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3816; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3817; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3817; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3818; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:3821; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3822; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3823; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:3825; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3825; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3826; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3826; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3827; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3827; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3828; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3828; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3829; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3829; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3830; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3830; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3831; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3831; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3832; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3832; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3833; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3833; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:3834; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:3836; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:3836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3837; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3838; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3838; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3839; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:3841; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3841; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3842; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3842; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3843; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3843; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3844; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3844; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3845; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3845; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3846; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3846; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3847; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3847; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3848; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3848; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3849; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3849; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3850; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3850; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3851; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3854; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3854; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3855; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3857; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3857; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3858; ID:0; [0x95 0xe0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B180 (31:0) ~[0x1B180] +Idx:3861; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b180:[0x9b1a8] num_i(10) last_sz(4) (ISA=A64) E BR ) +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b124:[0x9b144] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3861; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b134:[0x9b144] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3862; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3862; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b144:[0x9b158] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3863; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3863; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3864; ID:0; [0x9a 0x2a 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010018A8 (31:0); +Idx:3869; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:3871; ID:0; [0x95 0x3c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????010018F0 (31:0) ~[0xF0] +Idx:3869; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018a8:[0x10018f0] num_i(18) last_sz(4) (ISA=A64) E --- ) +Idx:3869; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10018f0; excep num (0x02) ) +Idx:3873; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:3875; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:3880; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3873; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:3880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3880; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3881; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3881; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:3882; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:3887; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3887; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3888; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:3888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3888; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3889; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:3891; ID:0; [0x95 0xed 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010FB4 (31:0) ~[0x10FB4] +Idx:3889; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb0:[0x10fb4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:3889; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10fb4; excep num (0x03) ) +Idx:3894; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:3895; ID:0; [0x82 0x6d 0x07 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????00010FB4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:3901; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3894; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:3895; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:3901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb4:[0x10fb8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3901; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fe0:[0x10ff4] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:3902; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:3902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1132c:[0x1134c] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3902; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3903; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:3903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3903; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:3903; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:3904; ID:0; [0x9a 0x3c 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010018F0 (31:0); +Idx:3909; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:3911; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:3909; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:3911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10018f0:[0x100191c] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:3911; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3912; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3912; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3913; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:3918; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:3918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3918; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3919; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3919; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3920; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3920; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3921; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3921; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3922; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3922; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3923; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:3928; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3928; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3929; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:3934; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:3934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3934; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3935; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3935; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3936; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3936; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3937; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3937; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3938; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3938; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3939; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3939; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3940; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3940; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3941; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3941; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3942; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3942; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3943; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3943; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3944; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3944; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3945; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3945; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3946; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3946; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3947; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3947; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3948; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3948; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3949; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3949; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3950; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3950; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3951; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3951; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3952; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3952; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3953; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3953; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3954; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3954; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3955; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3955; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3956; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3956; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3957; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3957; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3958; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3958; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3959; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3959; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3960; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3960; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3961; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3961; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3962; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3962; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3963; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3963; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3964; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3964; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3965; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3965; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3966; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3966; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3967; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3967; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3968; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3968; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3969; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3969; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3970; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3970; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3971; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3971; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3972; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3972; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3973; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3973; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3974; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3974; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3975; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3975; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3976; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3976; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3977; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3977; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3978; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3978; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3979; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3979; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3980; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3980; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3981; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3981; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3982; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3982; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3983; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3983; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3984; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3984; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3985; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3985; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3986; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3986; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3987; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3987; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3988; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3988; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3989; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3989; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3990; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3990; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3991; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3991; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:3992; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3992; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3993; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:3996; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:3996; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:3997; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:3999; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:3999; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4000; ID:0; [0x9a 0x47 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0100191C (31:0); +Idx:4005; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4007; ID:0; [0x95 0x4f ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0100193C (31:0) ~[0x13C] +Idx:4005; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x100191c:[0x100193c] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:4005; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x100193c; excep num (0x03) ) +Idx:4009; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4011; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4016; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4009; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4016; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de54:[0x3de5c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4017; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4017; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4018; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4023; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4023; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4024; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4026; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4026; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4027; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4032; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4032; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4033; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4035; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4035; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4036; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4036; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4037; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4037; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4038; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4043; ID:0; [0xf6 ]; I_ATOM_F1 : Atom format 1.; N +Idx:4043; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4044; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1134c:[0x1135c] num_i(4) last_sz(4) (ISA=A64) E BR ) +Idx:4044; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4044; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4045; ID:0; [0x9a 0x50 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001940 (31:0); +Idx:4050; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4052; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4050; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:4052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001940:[0x1001984] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4052; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4053; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4058; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4058; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4059; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4061; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4061; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4062; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4062; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4063; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4063; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4064; ID:0; [0x9a 0x61 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001984 (31:0); +Idx:4069; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001984:[0x10019d0] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4069; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4070; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4071; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4071; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4072; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4073; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4073; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4074; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4074; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4075; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4075; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4076; ID:0; [0x9a 0x74 0x0c 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????010019D0 (31:0); +Idx:4081; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10019d0:[0x1001a1c] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4081; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4082; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4083; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4083; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4084; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4085; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4085; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4086; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4086; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4087; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4087; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4088; ID:0; [0x9a 0x07 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A1C (31:0); +Idx:4093; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a1c:[0x1001a60] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4093; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4094; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4095; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4095; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4096; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4097; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4097; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4098; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4098; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4099; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4099; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4100; ID:0; [0x9a 0x18 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A60 (31:0); +Idx:4105; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4107; ID:0; [0x95 0x1c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001A70 (31:0) ~[0x70] +Idx:4105; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a60:[0x1001a70] num_i(4) last_sz(4) (ISA=A64) E --- ) +Idx:4105; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001a70; excep num (0x02) ) +Idx:4109; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4111; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4116; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4109; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4116; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4117; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4117; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4118; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4123; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4123; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4124; ID:0; [0xe1 ]; I_ATOM_F6 : Atom format 6.; EEEEN +Idx:4124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4124; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4125; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4127; ID:0; [0x95 0xed 0x87 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00010FB4 (31:0) ~[0x10FB4] +Idx:4125; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb0:[0x10fb4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4125; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x10fb4; excep num (0x03) ) +Idx:4130; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4131; ID:0; [0x82 0x6d 0x07 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????00010FB4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4137; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4130; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4131; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb4:[0x10fb8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4137; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fe0:[0x10ff4] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4138; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1132c:[0x1134c] num_i(8) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4138; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4139; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4139; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4139; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4140; ID:0; [0x9a 0x1c 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001A70 (31:0); +Idx:4145; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4147; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4149; ID:0; [0x95 0x1d ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001A74 (31:0) ~[0x74] +Idx:4145; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:4147; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a70:[0x1001a74] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4147; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001a74; excep num (0x02) ) +Idx:4151; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4153; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4158; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4151; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4158; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4159; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4159; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4160; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4165; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4165; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:0; [0xc3 ]; I_ATOM_F6 : Atom format 6.; EEEEEEE +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb8:[0x10fc4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4166; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4167; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4169; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4169; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4170; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4175; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4175; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4176; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4178; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4178; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4179; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4179; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4180; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4180; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4181; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4186; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4186; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4187; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4189; ID:0; [0x95 0x60 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011380 (31:0) ~[0x180] +Idx:4187; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1137c:[0x11380] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4187; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x11380; excep num (0x03) ) +Idx:4191; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4192; ID:0; [0x82 0x1d 0x0d 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001A74 (31:0); Ctxt: AArch64,EL0, NS; +Idx:4198; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4191; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4192; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:4198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001a74:[0x1001aa0] num_i(11) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad30:[0x9ad34] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4198; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4199; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4199; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4200; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:4205; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4205; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4206; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4206; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4207; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4207; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4208; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4208; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4209; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4209; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4210; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4215; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4215; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4216; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4221; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4221; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4222; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4222; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4223; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4223; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4224; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4224; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4225; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4225; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4226; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4226; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4227; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4227; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4228; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4228; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4229; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4229; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4230; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4230; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4231; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4231; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4232; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4232; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4233; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4233; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4234; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4234; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4235; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4235; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4236; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4236; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4237; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4237; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4238; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4238; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4239; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4239; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4240; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4240; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4241; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4241; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4242; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4242; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4243; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4243; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4244; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4244; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4245; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4245; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4246; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4246; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4247; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4247; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4248; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4248; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4249; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4249; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4250; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4250; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4251; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4251; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4252; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4252; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4253; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4253; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4254; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4254; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4255; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4255; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4256; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4256; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4257; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4257; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4258; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4258; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4259; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4259; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4260; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4260; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4261; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4261; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4262; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4262; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4263; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4263; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4264; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4264; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4265; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4265; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4266; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4266; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4267; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4267; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4268; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4268; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4269; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4269; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4270; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4270; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4271; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4271; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4272; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4272; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4273; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4273; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4274; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4274; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4275; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4275; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4276; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4276; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4277; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4277; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4278; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4278; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4279; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4279; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4280; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4283; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4283; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4284; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4286; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4286; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4287; ID:0; [0x9a 0x28 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001AA0 (31:0); +Idx:4292; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4294; ID:0; [0x95 0x30 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001AC0 (31:0) ~[0xC0] +Idx:4292; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001aa0:[0x1001ac0] num_i(8) last_sz(4) (ISA=A64) E --- ) +Idx:4292; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001ac0; excep num (0x03) ) +Idx:4296; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4297; ID:0; [0x82 0x31 0x0d 0x00 0x01 0x30 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????01001AC4 (31:0); Ctxt: AArch64,EL0, NS; +Idx:4303; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4296; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4297; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:4303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001ac4:[0x1001b08] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4303; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4304; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4309; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4309; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4310; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4312; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4312; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4313; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4313; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4314; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4314; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4315; ID:0; [0x9a 0x42 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001B08 (31:0); +Idx:4320; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001b08:[0x1001b54] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4320; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4321; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4322; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4322; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4323; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4324; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4324; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4325; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4325; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4326; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4326; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4327; ID:0; [0x9a 0x55 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001B54 (31:0); +Idx:4332; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001b54:[0x1001ba0] num_i(19) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4332; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4333; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4334; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4334; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4335; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4336; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4336; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4337; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4337; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4338; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4338; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4339; ID:0; [0x9a 0x68 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BA0 (31:0); +Idx:4344; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001ba0:[0x1001be4] num_i(17) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4344; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4345; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C0 (31:0); +Idx:4346; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4346; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4346; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4347; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????0009B1C8 (31:0); +Idx:4348; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4348; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4349; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4349; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4350; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4350; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4351; ID:0; [0x9a 0x79 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BE4 (31:0); +Idx:4356; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4358; ID:0; [0x95 0x7a ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????01001BE8 (31:0) ~[0x1E8] +Idx:4356; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001be4:[0x1001be8] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4356; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x1001be8; excep num (0x02) ) +Idx:4360; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4362; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4367; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4360; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4367; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4368; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4368; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x40908:[0x40924] num_i(7) last_sz(4) (ISA=A64) E iBR ) +Idx:4369; ID:0; [0x9a 0x00 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011200 (31:0); +Idx:4374; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4374; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11200:[0x11214] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4374; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10efc:[0x10f2c] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4374; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f2c:[0x10f38] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:0; [0xc3 ]; I_ATOM_F6 : Atom format 6.; EEEEEEE +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f40:[0x10f4c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f54:[0x10f60] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f7c:[0x10f88] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10f90:[0x10f9c] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fa4:[0x10fb0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fb8:[0x10fc4] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4375; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x10fcc:[0x10fe0] num_i(5) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4376; ID:0; [0x95 0x05 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00011214 (31:0) ~[0x14] +Idx:4378; ID:0; [0xc5 ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEE +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11214:[0x1122c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1126c:[0x11280] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11288:[0x1129c] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112a4:[0x112b8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112c0:[0x112d8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112e0:[0x112f4] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x112fc:[0x11324] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1a8:[0x9b1c0] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4378; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4379; ID:0; [0x9a 0x70 0x58 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009B1C0 (31:0); +Idx:4384; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c0:[0x9b1c8] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4384; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4385; ID:0; [0x95 0x72 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B1C8 (31:0) ~[0x1C8] +Idx:4387; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b1c8:[0x9b1f0] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b210:[0x9b228] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4387; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b228:[0x9b234] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4388; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4388; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b26c:[0x9b280] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4389; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4389; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4390; ID:0; [0x9a 0x49 0x09 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00011324 (31:0); +Idx:4395; ID:0; [0xdf ]; I_ATOM_F4 : Atom format 4.; ENEN +Idx:4395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11324:[0x1134c] num_i(10) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1135c:[0x1136c] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1136c:[0x1137c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4395; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11384:[0x11390] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4396; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4398; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000113A0 (31:0) ~[0x1A0] +Idx:4396; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x11390:[0x113a0] num_i(4) last_sz(4) (ISA=A64) E --- ) +Idx:4396; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x113a0; excep num (0x03) ) +Idx:4400; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4401; ID:0; [0x82 0x68 0x09 0x01 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????000113A0 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4407; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4400; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4401; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4407; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x113a0:[0x113bc] num_i(7) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4407; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4408; ID:0; [0x9a 0x7a 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BE8 (31:0); +Idx:4413; ID:0; [0x81 0x30 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL0, NS; +Idx:4415; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4413; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL0N; 64-bit; VMID=0x0; ) +Idx:4415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001be8:[0x1001bf0] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad40:[0x9ad5c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4415; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7330:[0xa7338] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4416; ID:0; [0x9a 0x57 0x56 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009AD5C (31:0); +Idx:4421; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad5c:[0x9ad64] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4421; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4422; ID:0; [0x95 0x59 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AD64 (31:0) ~[0x164] +Idx:4424; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad64:[0x9ad84] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ad84:[0x9ada4] num_i(8) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4424; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ada4:[0x9adcc] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4425; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4425; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9adcc:[0x9adec] num_i(8) last_sz(4) (ISA=A64) E iBR ) +Idx:4426; ID:0; [0x95 0xb5 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AED4 (31:0) ~[0x1AED4] +Idx:4429; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:4429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aed4:[0x9aedc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aedc:[0x9aef4] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4429; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4430; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4430; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4431; ID:0; [0x95 0xcd 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C534 (31:0) ~[0x1C534] +Idx:4434; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4434; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4435; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4435; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4436; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4436; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4437; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4437; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4438; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4438; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4439; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4444; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4444; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4445; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4450; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4450; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4451; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4451; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4452; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4452; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4453; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4453; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4454; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4454; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4455; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4455; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4456; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4456; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4457; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4457; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:4458; ID:0; [0x95 0xb8 0x96 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092CE0 (31:0) ~[0x12CE0] +Idx:4461; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce0:[0x92ce8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ce8:[0x92cf8] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92e88:[0x92e94] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d04:[0x92d10] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4461; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4462; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c0:[0x956dc] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4462; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9570c:[0x95728] num_i(7) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4463; ID:0; [0x95 0x44 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D10 (31:0) ~[0x110] +Idx:4465; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d10:[0x92d18] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4465; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4466; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4466; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4467; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4467; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4468; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4468; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4469; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4469; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4470; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4470; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4471; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4471; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4472; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4472; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4473; ID:0; [0xde ]; I_ATOM_F4 : Atom format 4.; NENE +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4473; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4474; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4474; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c30:[0x92c44] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4475; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c44:[0x92c48] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cc4:[0x92cd0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4475; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92cd0:[0x92ce0] num_i(4) last_sz(4) (ISA=A64) E iBR ) +Idx:4476; ID:0; [0x95 0x46 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D18 (31:0) ~[0x118] +Idx:4478; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d18:[0x92d20] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d20:[0x92d30] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f50:[0x92f5c] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4478; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d3c:[0x92d48] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4479; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9566c:[0x95680] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95680:[0x956bc] num_i(15) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4479; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956bc:[0x956c0] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4480; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956c4:[0x956dc] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x956dc:[0x95704] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4480; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x95704:[0x9570c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4481; ID:0; [0x95 0x52 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00092D48 (31:0) ~[0x148] +Idx:4483; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92d48:[0x92d50] num_i(2) last_sz(4) (ISA=A64) E BR ) +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4483; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4484; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4484; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4485; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4485; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4486; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4486; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4487; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4487; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4488; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4488; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4489; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4489; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4490; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4490; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4491; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4491; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4492; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4495; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4495; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4496; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4498; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4498; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4499; ID:0; [0x95 0xbd 0xd7 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AEF4 (31:0) ~[0x1AEF4] +Idx:4502; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9aef4:[0x9aef8] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9af10:[0x9af40] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afa0:[0x9afb0] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4502; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4503; ID:0; [0x95 0x6c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009AFB0 (31:0) ~[0x1B0] +Idx:4505; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb0:[0x9afb8] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afb8:[0x9afbc] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4505; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afbc:[0x9afc4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4506; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9afc4:[0x9afcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b01c:[0x9b028] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4506; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4507; ID:0; [0x95 0x8a 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009B028 (31:0) ~[0x1B028] +Idx:4510; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4510; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b028:[0x9b044] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4511; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4511; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7338:[0xa7340] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4512; ID:0; [0x9a 0x7c 0x0d 0x00 0x01 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????01001BF0 (31:0); +Idx:4517; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001bf0:[0x1001bf4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001c18:[0x1001c1c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1001c40:[0x1001c44] num_i(1) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d7cc:[0x9d7d8] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4517; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4518; ID:0; [0x9a 0x76 0x6b 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009D7D8 (31:0); +Idx:4523; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d7d8:[0x9d80c] num_i(13) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d854:[0x9d86c] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d398:[0x9d3ac] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4523; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4524; ID:0; [0x95 0xeb 0xe9 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D3AC (31:0) ~[0x1D3AC] +Idx:4527; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3ac:[0x9d3d4] num_i(10) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4527; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4528; ID:0; [0x95 0x75 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D3D4 (31:0) ~[0x1D4] +Idx:4530; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3d4:[0x9d3ec] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3ec:[0x9d408] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4530; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d408:[0x9d42c] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4531; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d3f8:[0x9d408] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d42c:[0x9d44c] num_i(8) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4531; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4532; ID:0; [0x95 0x93 0xea ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D44C (31:0) ~[0x1D44C] +Idx:4535; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d44c:[0x9d464] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4535; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d46c:[0x9d47c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4536; ID:0; [0x95 0x9b 0xec ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009D86C (31:0) ~[0x1D86C] +Idx:4539; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4539; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9d86c:[0x9d874] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4540; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4542; ID:0; [0x9a 0x4b 0x39 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A732C (31:0); +Idx:4540; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7328:[0xa732c] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4540; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa732c; excep num (0x02) ) +Idx:4547; ID:0; [0x81 0x31 ]; I_CTXT : Context Packet.; Ctxt: AArch64,EL1, NS; +Idx:4549; ID:0; [0x9a 0x00 0x42 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038400 (31:0); +Idx:4554; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4547; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38400:[0x38404] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de3c:[0x3de54] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4554; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de5c:[0x3de68] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4555; ID:0; [0xdd ]; I_ATOM_F4 : Atom format 4.; NNNN +Idx:4555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de68:[0x3de70] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de70:[0x3de78] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de78:[0x3de80] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4555; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de80:[0x3de88] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4556; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3de88:[0x3de90] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x407d4:[0x407e4] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4556; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x407e4:[0x40800] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4557; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x137a0:[0x13840] num_i(40) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4557; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4558; ID:0; [0x9a 0x10 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013840 (31:0); +Idx:4563; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13840:[0x13848] num_i(2) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4563; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9856c:[0x98578] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4564; ID:0; [0x95 0x12 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013848 (31:0) ~[0x48] +Idx:4566; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4566; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13848:[0x13854] num_i(3) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4567; ID:0; [0x95 0xe7 0xa1 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0001439C (31:0) ~[0x1439C] +Idx:4570; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4570; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1439c:[0x143a4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4571; ID:0; [0x95 0x95 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013854 (31:0) ~[0x13854] +Idx:4574; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13854:[0x13864] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14340:[0x14350] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4574; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14dac:[0x14dc4] num_i(6) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4575; ID:0; [0x95 0xd4 0xa1 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00014350 (31:0) ~[0x14350] +Idx:4578; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4578; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14350:[0x14360] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4579; ID:0; [0x95 0x99 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00013864 (31:0) ~[0x13864] +Idx:4582; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13864:[0x13870] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4582; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4583; ID:0; [0x9a 0x0a 0x43 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00098628 (31:0); +Idx:4588; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4588; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4589; ID:0; [0x9a 0x1c 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013870 (31:0); +Idx:4594; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13870:[0x1388c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9876c:[0x98778] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98794:[0x987a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4594; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x987b0:[0x987bc] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4595; ID:0; [0x95 0x23 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0001388C (31:0) ~[0x8C] +Idx:4597; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1388c:[0x138e0] num_i(21) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x144fc:[0x14568] num_i(27) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4597; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4598; ID:0; [0x92 ]; I_ADDR_MATCH : Exact Address Match., [2]; Addr=0x????????00098628 (31:0); +Idx:4599; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4599; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4600; ID:0; [0x9a 0x5a 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014568 (31:0); +Idx:4605; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14568:[0x14580] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4605; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4606; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:4607; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4607; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4608; ID:0; [0x9a 0x60 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014580 (31:0); +Idx:4613; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14580:[0x14598] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98618:[0x98628] num_i(4) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4613; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7350:[0xa7358] num_i(2) last_sz(4) (ISA=A64) E iBR ) +Idx:4614; ID:0; [0x91 ]; I_ADDR_MATCH : Exact Address Match., [1]; Addr=0x????????00098628 (31:0); +Idx:4615; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98628:[0x98634] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98634:[0x9863c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98654:[0x98678] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4615; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9868c:[0x9869c] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4616; ID:0; [0x9a 0x66 0x22 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014598 (31:0); +Idx:4621; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14598:[0x145b4] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9876c:[0x98778] num_i(3) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98794:[0x987a0] num_i(3) last_sz(4) (ISA=A64) E BR ) +Idx:4621; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x987b0:[0x987bc] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4622; ID:0; [0x95 0x6d ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000145B4 (31:0) ~[0x1B4] +Idx:4624; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x145b4:[0x14610] num_i(23) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14614:[0x14624] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4624; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14624:[0x14628] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4625; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14630:[0x14640] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14644:[0x1464c] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4625; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14658:[0x14680] num_i(10) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4626; ID:0; [0xc1 ]; I_ATOM_F6 : Atom format 6.; EEEEE +Idx:4626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14680:[0x14684] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14690:[0x146a8] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146ac:[0x146c8] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa6fc4:[0xa6fd8] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4626; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7010:[0xa7018] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4627; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4629; ID:0; [0x9a 0x11 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A7044 (31:0); +Idx:4627; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7030:[0xa7044] num_i(5) last_sz(4) (ISA=A64) E --- ) +Idx:4627; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa7044; excep num (0x02) ) +Idx:4634; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4639; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4639; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4640; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4640; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4641; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38874:[0x38884] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3888c:[0x388a8] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38914:[0x38930] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4641; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38944:[0x38960] num_i(7) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4642; ID:0; [0x95 0xb0 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C0 (31:0) ~[0x1B0C0] +Idx:4645; ID:0; [0x06 0x07 ]; I_EXCEPT : Exception.; Trap; Ret Addr Follows; +Idx:4647; ID:0; [0x95 0x31 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C4 (31:0) ~[0xC4] +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c0:[0x3b0c4] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4645; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x3b0c4; excep num (0x03) ) +Idx:4649; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4650; ID:0; [0x82 0x31 0x58 0x03 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????0003B0C4 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4656; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4649; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4650; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4656; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c4:[0x3b0c8] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4657; ID:0; [0x95 0xd8 0xc4 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00038960 (31:0) ~[0x18960] +Idx:4660; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38960:[0x38974] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4660; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x389a0:[0x389a4] num_i(1) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4660; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4661; ID:0; [0x9a 0x11 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A7044 (31:0); +Idx:4666; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4666; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7044:[0xa704c] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4667; ID:0; [0x9a 0x32 0x23 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000146C8 (31:0); +Idx:4672; ID:0; [0xf5 ]; I_ATOM_F5 : Atom format 5.; NEEEE +Idx:4672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146c8:[0x146d0] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146d0:[0x146d4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146ec:[0x146f4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x146f8:[0x14714] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4672; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa713c:[0xa7150] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4673; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4673; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa7188:[0xa7190] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4674; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4676; ID:0; [0x9a 0x79 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A71E4 (31:0); +Idx:4674; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa71d0:[0xa71e4] num_i(5) last_sz(4) (ISA=A64) E --- ) +Idx:4674; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0xa71e4; excep num (0x02) ) +Idx:4681; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4686; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4686; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4687; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4687; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4688; ID:0; [0xc0 ]; I_ATOM_F6 : Atom format 6.; EEEE +Idx:4688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38874:[0x38884] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3888c:[0x388a8] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38914:[0x38930] num_i(7) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4688; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38944:[0x38960] num_i(7) last_sz(4) (ISA=A64) E iBR b+link ) +Idx:4689; ID:0; [0x95 0xb2 0xd8 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0C8 (31:0) ~[0x1B0C8] +Idx:4692; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0c8:[0x3b0d4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0d4:[0x3b0dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4692; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0e4:[0x3b0ec] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4693; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4695; ID:0; [0x95 0x3c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0003B0F0 (31:0) ~[0xF0] +Idx:4693; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0ec:[0x3b0f0] num_i(1) last_sz(4) (ISA=A64) E --- ) +Idx:4693; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x3b0f0; excep num (0x02) ) +Idx:4697; ID:0; [0x04 ]; I_TRACE_ON : Trace On. +Idx:4698; ID:0; [0x82 0x3c 0x58 0x03 0x00 0x31 ]; I_ADDR_CTXT_L_32IS0 : Address & Context, Long, 32 bit, IS0.; Addr=0x????????0003B0F0 (31:0); Ctxt: AArch64,EL1, NS; +Idx:4704; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4697; ID:2; OCSD_GEN_TRC_ELEM_TRACE_ON( [begin or filter]) +Idx:4698; ID:2; OCSD_GEN_TRC_ELEM_PE_CONTEXT((ISA=A64) EL1N; 64-bit; VMID=0x0; ) +Idx:4704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b0f0:[0x3b0f4] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4704; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b12c:[0x3b130] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4705; ID:0; [0x95 0xd8 0xc4 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????00038960 (31:0) ~[0x18960] +Idx:4708; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38960:[0x38974] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4708; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x389a0:[0x389a4] num_i(1) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4708; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4709; ID:0; [0x9a 0x79 0x38 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A71E4 (31:0); +Idx:4714; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4714; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0xa71e4:[0xa71ec] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4715; ID:0; [0x9a 0x45 0x23 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00014714 (31:0); +Idx:4720; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4720; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14714:[0x14720] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4721; ID:0; [0x95 0xb8 0x9c ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????000138E0 (31:0) ~[0x138E0] +Idx:4724; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x138e0:[0x138f8] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x138f8:[0x138fc] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4724; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13910:[0x1392c] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4725; ID:0; [0xfe ]; I_ATOM_F3 : Atom format 3.; NEE +Idx:4725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b6f4:[0x9b708] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b708:[0x9b710] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4725; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b760:[0x9b774] num_i(5) last_sz(4) (ISA=A64) E BR ) +Idx:4726; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4728; ID:0; [0x9a 0x10 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F040 (31:0); +Idx:4726; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f038:[0x9f040] num_i(2) last_sz(4) (ISA=A64) E --- ) +Idx:4726; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x9f040; excep num (0x02) ) +Idx:4733; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4738; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4738; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4739; ID:0; [0xd5 ]; I_ATOM_F5 : Atom format 5.; NNNNN +Idx:4739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38848:[0x38850] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4739; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38850:[0x38858] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4740; ID:0; [0xdc ]; I_ATOM_F4 : Atom format 4.; NEEE +Idx:4740; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38858:[0x38860] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4740; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38860:[0x38868] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4740; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b198:[0x3b1ac] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4740; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9b7cc:[0x9b7e0] num_i(5) last_sz(4) (ISA=A64) E iBR ) +Idx:4741; ID:0; [0x9a 0x20 0x7c 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F880 (31:0); +Idx:4746; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4746; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f880:[0x9f888] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4747; ID:0; [0x9a 0x6b 0x58 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0003B1AC (31:0); +Idx:4752; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4752; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1ac:[0x3b1b4] num_i(2) last_sz(4) (ISA=A64) E iBR A64:eret ) +Idx:4752; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION_RET() +Idx:4753; ID:0; [0x9a 0x10 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F040 (31:0); +Idx:4758; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4758; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f040:[0x9f048] num_i(2) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4759; ID:0; [0x9a 0x4b 0x1c 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0001392C (31:0); +Idx:4764; ID:0; [0xd6 ]; I_ATOM_F5 : Atom format 5.; NENEN +Idx:4764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1392c:[0x1398c] num_i(24) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1398c:[0x13990] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13ff8:[0x14008] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14008:[0x1400c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4764; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14048:[0x14058] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4765; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14058:[0x1405c] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14078:[0x14088] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x14094:[0x140ac] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4765; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c4f0:[0x9c520] num_i(12) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4766; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4766; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c520:[0x9c534] num_i(5) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4766; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9895c:[0x9896c] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4766; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x98970:[0x98974] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4767; ID:0; [0x9a 0x4d 0x62 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009C534 (31:0); +Idx:4772; ID:0; [0xe0 ]; I_ATOM_F6 : Atom format 6.; EEEN +Idx:4772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c534:[0x9c584] num_i(20) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b48:[0x92b80] num_i(14) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13518:[0x13524] num_i(3) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4772; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135cc:[0x135d4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4773; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x135d4:[0x135dc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x1363c:[0x13644] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4773; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13644:[0x13658] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4774; ID:0; [0xea ]; I_ATOM_F6 : Atom format 6.; EEEEEEEEEEEEEN +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13658:[0x13688] num_i(12) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4774; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13664:[0x13688] num_i(9) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4775; ID:0; [0xf8 ]; I_ATOM_F3 : Atom format 3.; NNN +Idx:4775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13688:[0x136a0] num_i(6) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136a0:[0x136ac] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4775; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136ac:[0x136bc] num_i(4) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4776; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4776; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x136bc:[0x136c8] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4777; ID:0; [0x9a 0x49 0x1a 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00013524 (31:0); +Idx:4782; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4782; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x13524:[0x13530] num_i(3) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4783; ID:0; [0x9a 0x60 0x15 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00092B80 (31:0); +Idx:4788; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4788; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92b80:[0x92ba4] num_i(9) last_sz(4) (ISA=A64) E BR ) +Idx:4788; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4788; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4789; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4789; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4790; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4790; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4791; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4791; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4792; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4792; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4793; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4793; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4794; ID:0; [0xf9 ]; I_ATOM_F3 : Atom format 3.; ENN +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92ba4:[0x92bc0] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4794; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4795; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc4:[0x92bcc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bcc:[0x92bdc] num_i(4) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4795; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be0:[0x92bf4] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4796; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4796; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4797; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4797; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4798; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4798; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4799; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4799; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4800; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4800; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4801; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4801; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4802; ID:0; [0xfa ]; I_ATOM_F3 : Atom format 3.; NEN +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4802; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4803; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4803; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c10:[0x92c28] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4804; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92be8:[0x92bf4] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4804; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4805; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bf4:[0x92bfc] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4805; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bfc:[0x92c10] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4806; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bec:[0x92bf4] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92c94:[0x92cb0] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4806; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bb4:[0x92bc0] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4807; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92bc0:[0x92bc4] num_i(1) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4807; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x92f98:[0x92fbc] num_i(9) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4808; ID:0; [0x95 0xe1 0xe2 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C584 (31:0) ~[0x1C584] +Idx:4811; ID:0; [0xff ]; I_ATOM_F3 : Atom format 3.; EEE +Idx:4811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c584:[0x9c5a0] num_i(7) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba5c:[0x9ba70] num_i(5) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4811; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9ba7c:[0x9ba80] num_i(1) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4812; ID:0; [0x95 0x68 ]; I_ADDR_S_IS0 : Address, Short, IS0.; Addr=0x????????0009C5A0 (31:0) ~[0x1A0] +Idx:4814; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4814; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9c5a0:[0x9c5b0] num_i(4) last_sz(4) (ISA=A64) E iBR A64:ret ) +Idx:4815; ID:0; [0x9a 0x2b 0x20 0x01 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000140AC (31:0); +Idx:4820; ID:0; [0xfd ]; I_ATOM_F3 : Atom format 3.; ENE +Idx:4820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x140ac:[0x140d0] num_i(9) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9db4c:[0x9db68] num_i(7) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4820; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9db68:[0x9db70] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4821; ID:0; [0xf7 ]; I_ATOM_F1 : Atom format 1.; E +Idx:4821; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9dbd0:[0x9dbec] num_i(7) last_sz(4) (ISA=A64) E BR ) +Idx:4822; ID:0; [0x06 0x05 ]; I_EXCEPT : Exception.; Call; Ret Addr Follows; +Idx:4824; ID:0; [0x9a 0x14 0x78 0x09 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????0009F050 (31:0); +Idx:4822; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9f048:[0x9f050] num_i(2) last_sz(4) (ISA=A64) E --- ) +Idx:4822; ID:2; OCSD_GEN_TRC_ELEM_EXCEPTION(pref ret addr:0x9f050; excep num (0x02) ) +Idx:4829; ID:0; [0x9a 0x00 0x41 0x03 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????00038200 (31:0); +Idx:4834; ID:0; [0xfb ]; I_ATOM_F3 : Atom format 3.; EEN +Idx:4834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38200:[0x38204] num_i(1) last_sz(4) (ISA=A64) E BR ) +Idx:4834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38804:[0x3881c] num_i(6) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4834; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38824:[0x38830] num_i(3) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4835; ID:0; [0xd5 ]; I_ATOM_F5 : Atom format 5.; NNNNN +Idx:4835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38830:[0x38838] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38838:[0x38840] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38840:[0x38848] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38848:[0x38850] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4835; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38850:[0x38858] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4836; ID:0; [0xfc ]; I_ATOM_F3 : Atom format 3.; NNE +Idx:4836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38858:[0x38860] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38860:[0x38868] num_i(2) last_sz(4) (ISA=A64) N BR <cond>) +Idx:4836; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x38868:[0x38870] num_i(2) last_sz(4) (ISA=A64) E BR <cond>) +Idx:4837; ID:0; [0xdb ]; I_ATOM_F2 : Atom format 2.; EE +Idx:4837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x3b1b4:[0x3b1cc] num_i(6) last_sz(4) (ISA=A64) E BR b+link ) +Idx:4837; ID:2; OCSD_GEN_TRC_ELEM_INSTR_RANGE(exec range=0x9dc4c:[0x9dc64] num_i(6) last_sz(4) (ISA=A64) E iBR ) +Idx:4838; ID:0; [0x9a 0x6c 0x08 0x0a 0x00 ]; I_ADDR_L_32IS0 : Address, Long, 32 bit, IS0.; Addr=0x????????000A11B0 (31:0); +Idx:4838; ID:2; OCSD_GEN_TRC_ELEM_EO_TRACE() +ID:0 END OF TRACE DATA +Trace Packet Lister : Trace buffer done, processed 4843 bytes. diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/rs_entry.bin b/decoder/tests/snapshots-ete/trace_file_vmid/rs_entry.bin Binary files differnew file mode 100644 index 0000000..7e59171 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/rs_entry.bin diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/session1.bin b/decoder/tests/snapshots-ete/trace_file_vmid/session1.bin Binary files differnew file mode 100644 index 0000000..1ca0120 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/session1.bin diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/snapshot.ini b/decoder/tests/snapshots-ete/trace_file_vmid/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/trace_file_vmid/trace.ini b/decoder/tests/snapshots-ete/trace_file_vmid/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/trace_file_vmid/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ts_bit64_set/ETE_0_s1.ini new file mode 100644 index 0000000..8f11b5b --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x8801 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47735a13 +TRCIDR0=0x28c1cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..6e7f30b --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/TEST_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/TEST_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..a3cbd81 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/TEST_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..76475cf --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_TEST_CODE_exec b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_TEST_CODE_exec Binary files differnew file mode 100644 index 0000000..7b985e1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/bindir_64/VAL_TEST_CODE_exec diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/cpu_0.ini b/decoder/tests/snapshots-ete/ts_bit64_set/cpu_0.ini new file mode 100644 index 0000000..a3104eb --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/cpu_0.ini @@ -0,0 +1,32 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x1d078 + +[dump2] +file=bindir_64/VAL_TEST_CODE_exec +address=0x01000000 +length=0x308e0 + +[dump3] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x20d64 + +[dump4] +file=bindir_64/TEST_NON_DET_CODE_exec +address=0x00050000 +length=0x14c + diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/session1.bin b/decoder/tests/snapshots-ete/ts_bit64_set/session1.bin Binary files differnew file mode 100644 index 0000000..85074d9 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/session1.bin diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/snapshot.ini b/decoder/tests/snapshots-ete/ts_bit64_set/snapshot.ini new file mode 100644 index 0000000..1696312 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/snapshot.ini @@ -0,0 +1,10 @@ +[snapshot] +version=1.0 + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ts_bit64_set/trace.ini b/decoder/tests/snapshots-ete/ts_bit64_set/trace.ini new file mode 100644 index 0000000..11e1171 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_bit64_set/trace.ini @@ -0,0 +1,16 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + diff --git a/decoder/tests/snapshots-ete/ts_marker/ETE_0_s1.ini b/decoder/tests/snapshots-ete/ts_marker/ETE_0_s1.ini new file mode 100644 index 0000000..5c4e1af --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/ETE_0_s1.ini @@ -0,0 +1,15 @@ +[device] +name=ETE_0_s1 +class=trace_source +type=ETE + + +[regs] +TRCCONFIGR=0x8801 +TRCTRACEIDR=0x1 +TRCDEVARCH=0x47715a13 +TRCIDR0=0x2881cea1 +TRCIDR1=0x4100fff0 +TRCIDR2=0xd0001088 +TRCIDR8=0x0 + diff --git a/decoder/tests/snapshots-ete/ts_marker/bindir_64/OTHERS_exec b/decoder/tests/snapshots-ete/ts_marker/bindir_64/OTHERS_exec Binary files differnew file mode 100644 index 0000000..384f5d7 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/bindir_64/OTHERS_exec diff --git a/decoder/tests/snapshots-ete/ts_marker/bindir_64/VAL_NON_DET_CODE_exec b/decoder/tests/snapshots-ete/ts_marker/bindir_64/VAL_NON_DET_CODE_exec Binary files differnew file mode 100644 index 0000000..004a17c --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/bindir_64/VAL_NON_DET_CODE_exec diff --git a/decoder/tests/snapshots-ete/ts_marker/cpu_0.ini b/decoder/tests/snapshots-ete/ts_marker/cpu_0.ini new file mode 100644 index 0000000..481a6e9 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/cpu_0.ini @@ -0,0 +1,22 @@ +[device] +name=cpu_0 +class=core +type=ARM-AA64 + +[regs] +PC(size:64)=0x0 +SP(size:64)=0 +SCTLR_EL1=0x0 +CPSR=0x0 + + +[dump1] +file=bindir_64/OTHERS_exec +address=0x00060000 +length=0x67740 + +[dump2] +file=bindir_64/VAL_NON_DET_CODE_exec +address=0x00010000 +length=0x204a0 + diff --git a/decoder/tests/snapshots-ete/ts_marker/session1.bin b/decoder/tests/snapshots-ete/ts_marker/session1.bin Binary files differnew file mode 100644 index 0000000..da3a425 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/session1.bin diff --git a/decoder/tests/snapshots-ete/ts_marker/snapshot.ini b/decoder/tests/snapshots-ete/ts_marker/snapshot.ini new file mode 100644 index 0000000..fae7cd1 --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/snapshot.ini @@ -0,0 +1,11 @@ +[snapshot] +version=1.0 +description=checker_metadata.ini + +[device_list] +device0=cpu_0.ini +device1=ETE_0_s1.ini + +[trace] +metadata=trace.ini + diff --git a/decoder/tests/snapshots-ete/ts_marker/trace.ini b/decoder/tests/snapshots-ete/ts_marker/trace.ini new file mode 100644 index 0000000..7e95dab --- /dev/null +++ b/decoder/tests/snapshots-ete/ts_marker/trace.ini @@ -0,0 +1,15 @@ +[trace_buffers] +buffers=buffer1 + +[buffer1] +name=ETB_1 +file=session1.bin +format=source_data + + +[source_buffers] +ETE_0_s1=ETB_1 + +[core_trace_sources] +cpu_0=ETE_0_s1 + |