/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */ /* * This file is provided under a dual BSD/GPLv2 license. When using or * redistributing this file, you may do so under either license. * * Copyright(c) 2017 Intel Corporation. All rights reserved. * * Author: Liam Girdwood <liam.r.girdwood@linux.intel.com> */ #ifndef __SOF_INTEL_HDA_H #define __SOF_INTEL_HDA_H #include <linux/soundwire/sdw.h> #include <linux/soundwire/sdw_intel.h> #include <sound/compress_driver.h> #include <sound/hda_codec.h> #include <sound/hdaudio_ext.h> #include "shim.h" /* PCI registers */ #define PCI_TCSEL 0x44 #define PCI_PGCTL PCI_TCSEL #define PCI_CGCTL 0x48 /* PCI_PGCTL bits */ #define PCI_PGCTL_ADSPPGD BIT(2) #define PCI_PGCTL_LSRMD_MASK BIT(4) /* PCI_CGCTL bits */ #define PCI_CGCTL_MISCBDCGE_MASK BIT(6) #define PCI_CGCTL_ADSPDCGE BIT(1) /* Legacy HDA registers and bits used - widths are variable */ #define SOF_HDA_GCAP 0x0 #define SOF_HDA_GCTL 0x8 /* accept unsol. response enable */ #define SOF_HDA_GCTL_UNSOL BIT(8) #define SOF_HDA_LLCH 0x14 #define SOF_HDA_INTCTL 0x20 #define SOF_HDA_INTSTS 0x24 #define SOF_HDA_WAKESTS 0x0E #define SOF_HDA_WAKESTS_INT_MASK ((1 << 8) - 1) #define SOF_HDA_RIRBSTS 0x5d /* SOF_HDA_GCTL register bist */ #define SOF_HDA_GCTL_RESET BIT(0) /* SOF_HDA_INCTL regs */ #define SOF_HDA_INT_GLOBAL_EN BIT(31) #define SOF_HDA_INT_CTRL_EN BIT(30) #define SOF_HDA_INT_ALL_STREAM 0xff /* SOF_HDA_INTSTS regs */ #define SOF_HDA_INTSTS_GIS BIT(31) #define SOF_HDA_MAX_CAPS 10 #define SOF_HDA_CAP_ID_OFF 16 #define SOF_HDA_CAP_ID_MASK GENMASK(SOF_HDA_CAP_ID_OFF + 11,\ SOF_HDA_CAP_ID_OFF) #define SOF_HDA_CAP_NEXT_MASK 0xFFFF #define SOF_HDA_GTS_CAP_ID 0x1 #define SOF_HDA_ML_CAP_ID 0x2 #define SOF_HDA_PP_CAP_ID 0x3 #define SOF_HDA_REG_PP_PPCH 0x10 #define SOF_HDA_REG_PP_PPCTL 0x04 #define SOF_HDA_REG_PP_PPSTS 0x08 #define SOF_HDA_PPCTL_PIE BIT(31) #define SOF_HDA_PPCTL_GPROCEN BIT(30) /*Vendor Specific Registers*/ #define SOF_HDA_VS_D0I3C 0x104A /* D0I3C Register fields */ #define SOF_HDA_VS_D0I3C_CIP BIT(0) /* Command-In-Progress */ #define SOF_HDA_VS_D0I3C_I3 BIT(2) /* D0i3 enable bit */ /* DPIB entry size: 8 Bytes = 2 DWords */ #define SOF_HDA_DPIB_ENTRY_SIZE 0x8 #define SOF_HDA_SPIB_CAP_ID 0x4 #define SOF_HDA_DRSM_CAP_ID 0x5 #define SOF_HDA_SPIB_BASE 0x08 #define SOF_HDA_SPIB_INTERVAL 0x08 #define SOF_HDA_SPIB_SPIB 0x00 #define SOF_HDA_SPIB_MAXFIFO 0x04 #define SOF_HDA_PPHC_BASE 0x10 #define SOF_HDA_PPHC_INTERVAL 0x10 #define SOF_HDA_PPLC_BASE 0x10 #define SOF_HDA_PPLC_MULTI 0x10 #define SOF_HDA_PPLC_INTERVAL 0x10 #define SOF_HDA_DRSM_BASE 0x08 #define SOF_HDA_DRSM_INTERVAL 0x08 /* Descriptor error interrupt */ #define SOF_HDA_CL_DMA_SD_INT_DESC_ERR 0x10 /* FIFO error interrupt */ #define SOF_HDA_CL_DMA_SD_INT_FIFO_ERR 0x08 /* Buffer completion interrupt */ #define SOF_HDA_CL_DMA_SD_INT_COMPLETE 0x04 #define SOF_HDA_CL_DMA_SD_INT_MASK \ (SOF_HDA_CL_DMA_SD_INT_DESC_ERR | \ SOF_HDA_CL_DMA_SD_INT_FIFO_ERR | \ SOF_HDA_CL_DMA_SD_INT_COMPLETE) #define SOF_HDA_SD_CTL_DMA_START 0x02 /* Stream DMA start bit */ /* Intel HD Audio Code Loader DMA Registers */ #define SOF_HDA_ADSP_LOADER_BASE 0x80 #define SOF_HDA_ADSP_DPLBASE 0x70 #define SOF_HDA_ADSP_DPUBASE 0x74 #define SOF_HDA_ADSP_DPLBASE_ENABLE 0x01 /* Stream Registers */ #define SOF_HDA_ADSP_REG_CL_SD_CTL 0x00 #define SOF_HDA_ADSP_REG_CL_SD_STS 0x03 #define SOF_HDA_ADSP_REG_CL_SD_LPIB 0x04 #define SOF_HDA_ADSP_REG_CL_SD_CBL 0x08 #define SOF_HDA_ADSP_REG_CL_SD_LVI 0x0C #define SOF_HDA_ADSP_REG_CL_SD_FIFOW 0x0E #define SOF_HDA_ADSP_REG_CL_SD_FIFOSIZE 0x10 #define SOF_HDA_ADSP_REG_CL_SD_FORMAT 0x12 #define SOF_HDA_ADSP_REG_CL_SD_FIFOL 0x14 #define SOF_HDA_ADSP_REG_CL_SD_BDLPL 0x18 #define SOF_HDA_ADSP_REG_CL_SD_BDLPU 0x1C #define SOF_HDA_ADSP_SD_ENTRY_SIZE 0x20 /* CL: Software Position Based FIFO Capability Registers */ #define SOF_DSP_REG_CL_SPBFIFO \ (SOF_HDA_ADSP_LOADER_BASE + 0x20) #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCH 0x0 #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPBFCCTL 0x4 #define SOF_HDA_ADSP_REG_CL_SPBFIFO_SPIB 0x8 #define SOF_HDA_ADSP_REG_CL_SPBFIFO_MAXFIFOS 0xc /* Stream Number */ #define SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT 20 #define SOF_HDA_CL_SD_CTL_STREAM_TAG_MASK \ GENMASK(SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT + 3,\ SOF_HDA_CL_SD_CTL_STREAM_TAG_SHIFT) #define HDA_DSP_HDA_BAR 0 #define HDA_DSP_PP_BAR 1 #define HDA_DSP_SPIB_BAR 2 #define HDA_DSP_DRSM_BAR 3 #define HDA_DSP_BAR 4 #define SRAM_WINDOW_OFFSET(x) (0x80000 + (x) * 0x20000) #define HDA_DSP_MBOX_OFFSET SRAM_WINDOW_OFFSET(0) #define HDA_DSP_PANIC_OFFSET(x) \ (((x) & 0xFFFFFF) + HDA_DSP_MBOX_OFFSET) /* SRAM window 0 FW "registers" */ #define HDA_DSP_SRAM_REG_ROM_STATUS (HDA_DSP_MBOX_OFFSET + 0x0) #define HDA_DSP_SRAM_REG_ROM_ERROR (HDA_DSP_MBOX_OFFSET + 0x4) /* FW and ROM share offset 4 */ #define HDA_DSP_SRAM_REG_FW_STATUS (HDA_DSP_MBOX_OFFSET + 0x4) #define HDA_DSP_SRAM_REG_FW_TRACEP (HDA_DSP_MBOX_OFFSET + 0x8) #define HDA_DSP_SRAM_REG_FW_END (HDA_DSP_MBOX_OFFSET + 0xc) #define HDA_DSP_MBOX_UPLINK_OFFSET 0x81000 #define HDA_DSP_STREAM_RESET_TIMEOUT 300 /* * Timeout in us, for setting the stream RUN bit, during * start/stop the stream. The timeout expires if new RUN bit * value cannot be read back within the specified time. */ #define HDA_DSP_STREAM_RUN_TIMEOUT 300 #define HDA_DSP_SPIB_ENABLE 1 #define HDA_DSP_SPIB_DISABLE 0 #define SOF_HDA_MAX_BUFFER_SIZE (32 * PAGE_SIZE) #define HDA_DSP_STACK_DUMP_SIZE 32 /* ROM status/error values */ #define HDA_DSP_ROM_STS_MASK GENMASK(23, 0) #define HDA_DSP_ROM_INIT 0x1 #define HDA_DSP_ROM_FW_MANIFEST_LOADED 0x3 #define HDA_DSP_ROM_FW_FW_LOADED 0x4 #define HDA_DSP_ROM_FW_ENTERED 0x5 #define HDA_DSP_ROM_RFW_START 0xf #define HDA_DSP_ROM_CSE_ERROR 40 #define HDA_DSP_ROM_CSE_WRONG_RESPONSE 41 #define HDA_DSP_ROM_IMR_TO_SMALL 42 #define HDA_DSP_ROM_BASE_FW_NOT_FOUND 43 #define HDA_DSP_ROM_CSE_VALIDATION_FAILED 44 #define HDA_DSP_ROM_IPC_FATAL_ERROR 45 #define HDA_DSP_ROM_L2_CACHE_ERROR 46 #define HDA_DSP_ROM_LOAD_OFFSET_TO_SMALL 47 #define HDA_DSP_ROM_API_PTR_INVALID 50 #define HDA_DSP_ROM_BASEFW_INCOMPAT 51 #define HDA_DSP_ROM_UNHANDLED_INTERRUPT 0xBEE00000 #define HDA_DSP_ROM_MEMORY_HOLE_ECC 0xECC00000 #define HDA_DSP_ROM_KERNEL_EXCEPTION 0xCAFE0000 #define HDA_DSP_ROM_USER_EXCEPTION 0xBEEF0000 #define HDA_DSP_ROM_UNEXPECTED_RESET 0xDECAF000 #define HDA_DSP_ROM_NULL_FW_ENTRY 0x4c4c4e55 #define HDA_DSP_IPC_PURGE_FW 0x01004000 /* various timeout values */ #define HDA_DSP_PU_TIMEOUT 50 #define HDA_DSP_PD_TIMEOUT 50 #define HDA_DSP_RESET_TIMEOUT_US 50000 #define HDA_DSP_BASEFW_TIMEOUT_US 3000000 #define HDA_DSP_INIT_TIMEOUT_US 500000 #define HDA_DSP_CTRL_RESET_TIMEOUT 100 #define HDA_DSP_WAIT_TIMEOUT 500 /* 500 msec */ #define HDA_DSP_REG_POLL_INTERVAL_US 500 /* 0.5 msec */ #define HDA_DSP_REG_POLL_RETRY_COUNT 50 #define HDA_DSP_ADSPIC_IPC 1 #define HDA_DSP_ADSPIS_IPC 1 /* Intel HD Audio General DSP Registers */ #define HDA_DSP_GEN_BASE 0x0 #define HDA_DSP_REG_ADSPCS (HDA_DSP_GEN_BASE + 0x04) #define HDA_DSP_REG_ADSPIC (HDA_DSP_GEN_BASE + 0x08) #define HDA_DSP_REG_ADSPIS (HDA_DSP_GEN_BASE + 0x0C) #define HDA_DSP_REG_ADSPIC2 (HDA_DSP_GEN_BASE + 0x10) #define HDA_DSP_REG_ADSPIS2 (HDA_DSP_GEN_BASE + 0x14) #define HDA_DSP_REG_ADSPIS2_SNDW BIT(5) #define HDA_DSP_REG_SNDW_WAKE_STS 0x2C192 /* Intel HD Audio Inter-Processor Communication Registers */ #define HDA_DSP_IPC_BASE 0x40 #define HDA_DSP_REG_HIPCT (HDA_DSP_IPC_BASE + 0x00) #define HDA_DSP_REG_HIPCTE (HDA_DSP_IPC_BASE + 0x04) #define HDA_DSP_REG_HIPCI (HDA_DSP_IPC_BASE + 0x08) #define HDA_DSP_REG_HIPCIE (HDA_DSP_IPC_BASE + 0x0C) #define HDA_DSP_REG_HIPCCTL (HDA_DSP_IPC_BASE + 0x10) /* Intel Vendor Specific Registers */ #define HDA_VS_INTEL_EM2 0x1030 #define HDA_VS_INTEL_EM2_L1SEN BIT(13) #define HDA_VS_INTEL_LTRP_GB_MASK 0x3F /* HIPCI */ #define HDA_DSP_REG_HIPCI_BUSY BIT(31) #define HDA_DSP_REG_HIPCI_MSG_MASK 0x7FFFFFFF /* HIPCIE */ #define HDA_DSP_REG_HIPCIE_DONE BIT(30) #define HDA_DSP_REG_HIPCIE_MSG_MASK 0x3FFFFFFF /* HIPCCTL */ #define HDA_DSP_REG_HIPCCTL_DONE BIT(1) #define HDA_DSP_REG_HIPCCTL_BUSY BIT(0) /* HIPCT */ #define HDA_DSP_REG_HIPCT_BUSY BIT(31) #define HDA_DSP_REG_HIPCT_MSG_MASK 0x7FFFFFFF /* HIPCTE */ #define HDA_DSP_REG_HIPCTE_MSG_MASK 0x3FFFFFFF #define HDA_DSP_ADSPIC_CL_DMA 0x2 #define HDA_DSP_ADSPIS_CL_DMA 0x2 /* Delay before scheduling D0i3 entry */ #define BXT_D0I3_DELAY 5000 #define FW_CL_STREAM_NUMBER 0x1 #define HDA_FW_BOOT_ATTEMPTS 3 /* ADSPCS - Audio DSP Control & Status */ /* * Core Reset - asserted high * CRST Mask for a given core mask pattern, cm */ #define HDA_DSP_ADSPCS_CRST_SHIFT 0 #define HDA_DSP_ADSPCS_CRST_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CRST_SHIFT) /* * Core run/stall - when set to '1' core is stalled * CSTALL Mask for a given core mask pattern, cm */ #define HDA_DSP_ADSPCS_CSTALL_SHIFT 8 #define HDA_DSP_ADSPCS_CSTALL_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CSTALL_SHIFT) /* * Set Power Active - when set to '1' turn cores on * SPA Mask for a given core mask pattern, cm */ #define HDA_DSP_ADSPCS_SPA_SHIFT 16 #define HDA_DSP_ADSPCS_SPA_MASK(cm) ((cm) << HDA_DSP_ADSPCS_SPA_SHIFT) /* * Current Power Active - power status of cores, set by hardware * CPA Mask for a given core mask pattern, cm */ #define HDA_DSP_ADSPCS_CPA_SHIFT 24 #define HDA_DSP_ADSPCS_CPA_MASK(cm) ((cm) << HDA_DSP_ADSPCS_CPA_SHIFT) /* * Mask for a given number of cores * nc = number of supported cores */ #define SOF_DSP_CORES_MASK(nc) GENMASK(((nc) - 1), 0) /* Intel HD Audio Inter-Processor Communication Registers for Cannonlake*/ #define CNL_DSP_IPC_BASE 0xc0 #define CNL_DSP_REG_HIPCTDR (CNL_DSP_IPC_BASE + 0x00) #define CNL_DSP_REG_HIPCTDA (CNL_DSP_IPC_BASE + 0x04) #define CNL_DSP_REG_HIPCTDD (CNL_DSP_IPC_BASE + 0x08) #define CNL_DSP_REG_HIPCIDR (CNL_DSP_IPC_BASE + 0x10) #define CNL_DSP_REG_HIPCIDA (CNL_DSP_IPC_BASE + 0x14) #define CNL_DSP_REG_HIPCIDD (CNL_DSP_IPC_BASE + 0x18) #define CNL_DSP_REG_HIPCCTL (CNL_DSP_IPC_BASE + 0x28) /* HIPCI */ #define CNL_DSP_REG_HIPCIDR_BUSY BIT(31) #define CNL_DSP_REG_HIPCIDR_MSG_MASK 0x7FFFFFFF /* HIPCIE */ #define CNL_DSP_REG_HIPCIDA_DONE BIT(31) #define CNL_DSP_REG_HIPCIDA_MSG_MASK 0x7FFFFFFF /* HIPCCTL */ #define CNL_DSP_REG_HIPCCTL_DONE BIT(1) #define CNL_DSP_REG_HIPCCTL_BUSY BIT(0) /* HIPCT */ #define CNL_DSP_REG_HIPCTDR_BUSY BIT(31) #define CNL_DSP_REG_HIPCTDR_MSG_MASK 0x7FFFFFFF /* HIPCTDA */ #define CNL_DSP_REG_HIPCTDA_DONE BIT(31) #define CNL_DSP_REG_HIPCTDA_MSG_MASK 0x7FFFFFFF /* HIPCTDD */ #define CNL_DSP_REG_HIPCTDD_MSG_MASK 0x7FFFFFFF /* BDL */ #define HDA_DSP_BDL_SIZE 4096 #define HDA_DSP_MAX_BDL_ENTRIES \ (HDA_DSP_BDL_SIZE / sizeof(struct sof_intel_dsp_bdl)) /* Number of DAIs */ #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_PROBES) #define SOF_SKL_NUM_DAIS 16 #else #define SOF_SKL_NUM_DAIS 15 #endif #else #define SOF_SKL_NUM_DAIS 8 #endif /* Intel HD Audio SRAM Window 0*/ #define HDA_ADSP_SRAM0_BASE_SKL 0x8000 /* Firmware status window */ #define HDA_ADSP_FW_STATUS_SKL HDA_ADSP_SRAM0_BASE_SKL #define HDA_ADSP_ERROR_CODE_SKL (HDA_ADSP_FW_STATUS_SKL + 0x4) /* Host Device Memory Space */ #define APL_SSP_BASE_OFFSET 0x2000 #define CNL_SSP_BASE_OFFSET 0x10000 /* Host Device Memory Size of a Single SSP */ #define SSP_DEV_MEM_SIZE 0x1000 /* SSP Count of the Platform */ #define APL_SSP_COUNT 6 #define CNL_SSP_COUNT 3 #define ICL_SSP_COUNT 6 /* SSP Registers */ #define SSP_SSC1_OFFSET 0x4 #define SSP_SET_SCLK_SLAVE BIT(25) #define SSP_SET_SFRM_SLAVE BIT(24) #define SSP_SET_SLAVE (SSP_SET_SCLK_SLAVE | SSP_SET_SFRM_SLAVE) #define HDA_IDISP_CODEC(x) ((x) & BIT(2)) struct sof_intel_dsp_bdl { __le32 addr_l; __le32 addr_h; __le32 size; __le32 ioc; } __attribute((packed)); #define SOF_HDA_PLAYBACK_STREAMS 16 #define SOF_HDA_CAPTURE_STREAMS 16 #define SOF_HDA_PLAYBACK 0 #define SOF_HDA_CAPTURE 1 /* * Time in ms for opportunistic D0I3 entry delay. * This has been deliberately chosen to be long to avoid race conditions. * Could be optimized in future. */ #define SOF_HDA_D0I3_WORK_DELAY_MS 5000 /* HDA DSP D0 substate */ enum sof_hda_D0_substate { SOF_HDA_DSP_PM_D0I0, /* default D0 substate */ SOF_HDA_DSP_PM_D0I3, /* low power D0 substate */ }; /* represents DSP HDA controller frontend - i.e. host facing control */ struct sof_intel_hda_dev { int boot_iteration; struct hda_bus hbus; /* hw config */ const struct sof_intel_dsp_desc *desc; /* trace */ struct hdac_ext_stream *dtrace_stream; /* if position update IPC needed */ u32 no_ipc_position; /* the maximum number of streams (playback + capture) supported */ u32 stream_max; /* PM related */ bool l1_support_changed;/* during suspend, is L1SEN changed or not */ /* DMIC device */ struct platform_device *dmic_dev; /* delayed work to enter D0I3 opportunistically */ struct delayed_work d0i3_work; /* ACPI information stored between scan and probe steps */ struct sdw_intel_acpi_info info; /* sdw context allocated by SoundWire driver */ struct sdw_intel_ctx *sdw; }; static inline struct hdac_bus *sof_to_bus(struct snd_sof_dev *s) { struct sof_intel_hda_dev *hda = s->pdata->hw_pdata; return &hda->hbus.core; } static inline struct hda_bus *sof_to_hbus(struct snd_sof_dev *s) { struct sof_intel_hda_dev *hda = s->pdata->hw_pdata; return &hda->hbus; } struct sof_intel_hda_stream { struct snd_sof_dev *sdev; struct hdac_ext_stream hda_stream; struct sof_intel_stream stream; int host_reserved; /* reserve host DMA channel */ }; #define hstream_to_sof_hda_stream(hstream) \ container_of(hstream, struct sof_intel_hda_stream, hda_stream) #define bus_to_sof_hda(bus) \ container_of(bus, struct sof_intel_hda_dev, hbus.core) #define SOF_STREAM_SD_OFFSET(s) \ (SOF_HDA_ADSP_SD_ENTRY_SIZE * ((s)->index) \ + SOF_HDA_ADSP_LOADER_BASE) /* * DSP Core services. */ int hda_dsp_probe(struct snd_sof_dev *sdev); int hda_dsp_remove(struct snd_sof_dev *sdev); int hda_dsp_core_reset_enter(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_reset_leave(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_stall_reset(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_run(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_power_up(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_enable_core(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_power_down(struct snd_sof_dev *sdev, unsigned int core_mask); bool hda_dsp_core_is_enabled(struct snd_sof_dev *sdev, unsigned int core_mask); int hda_dsp_core_reset_power_down(struct snd_sof_dev *sdev, unsigned int core_mask); void hda_dsp_ipc_int_enable(struct snd_sof_dev *sdev); void hda_dsp_ipc_int_disable(struct snd_sof_dev *sdev); int hda_dsp_set_power_state(struct snd_sof_dev *sdev, const struct sof_dsp_power_state *target_state); int hda_dsp_suspend(struct snd_sof_dev *sdev, u32 target_state); int hda_dsp_resume(struct snd_sof_dev *sdev); int hda_dsp_runtime_suspend(struct snd_sof_dev *sdev); int hda_dsp_runtime_resume(struct snd_sof_dev *sdev); int hda_dsp_runtime_idle(struct snd_sof_dev *sdev); int hda_dsp_set_hw_params_upon_resume(struct snd_sof_dev *sdev); void hda_dsp_dump_skl(struct snd_sof_dev *sdev, u32 flags); void hda_dsp_dump(struct snd_sof_dev *sdev, u32 flags); void hda_ipc_dump(struct snd_sof_dev *sdev); void hda_ipc_irq_dump(struct snd_sof_dev *sdev); void hda_dsp_d0i3_work(struct work_struct *work); /* * DSP PCM Operations. */ u32 hda_dsp_get_mult_div(struct snd_sof_dev *sdev, int rate); u32 hda_dsp_get_bits(struct snd_sof_dev *sdev, int sample_bits); int hda_dsp_pcm_open(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream); int hda_dsp_pcm_close(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream); int hda_dsp_pcm_hw_params(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, struct snd_pcm_hw_params *params, struct sof_ipc_stream_params *ipc_params); int hda_dsp_stream_hw_free(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream); int hda_dsp_pcm_trigger(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, int cmd); snd_pcm_uframes_t hda_dsp_pcm_pointer(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream); /* * DSP Stream Operations. */ int hda_dsp_stream_init(struct snd_sof_dev *sdev); void hda_dsp_stream_free(struct snd_sof_dev *sdev); int hda_dsp_stream_hw_params(struct snd_sof_dev *sdev, struct hdac_ext_stream *stream, struct snd_dma_buffer *dmab, struct snd_pcm_hw_params *params); int hda_dsp_iccmax_stream_hw_params(struct snd_sof_dev *sdev, struct hdac_ext_stream *stream, struct snd_dma_buffer *dmab, struct snd_pcm_hw_params *params); int hda_dsp_stream_trigger(struct snd_sof_dev *sdev, struct hdac_ext_stream *stream, int cmd); irqreturn_t hda_dsp_stream_threaded_handler(int irq, void *context); int hda_dsp_stream_setup_bdl(struct snd_sof_dev *sdev, struct snd_dma_buffer *dmab, struct hdac_stream *stream); bool hda_dsp_check_ipc_irq(struct snd_sof_dev *sdev); bool hda_dsp_check_stream_irq(struct snd_sof_dev *sdev); struct hdac_ext_stream * hda_dsp_stream_get(struct snd_sof_dev *sdev, int direction); int hda_dsp_stream_put(struct snd_sof_dev *sdev, int direction, int stream_tag); int hda_dsp_stream_spib_config(struct snd_sof_dev *sdev, struct hdac_ext_stream *stream, int enable, u32 size); void hda_ipc_msg_data(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, void *p, size_t sz); int hda_ipc_pcm_params(struct snd_sof_dev *sdev, struct snd_pcm_substream *substream, const struct sof_ipc_pcm_params_reply *reply); #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA_PROBES) /* * Probe Compress Operations. */ int hda_probe_compr_assign(struct snd_sof_dev *sdev, struct snd_compr_stream *cstream, struct snd_soc_dai *dai); int hda_probe_compr_free(struct snd_sof_dev *sdev, struct snd_compr_stream *cstream, struct snd_soc_dai *dai); int hda_probe_compr_set_params(struct snd_sof_dev *sdev, struct snd_compr_stream *cstream, struct snd_compr_params *params, struct snd_soc_dai *dai); int hda_probe_compr_trigger(struct snd_sof_dev *sdev, struct snd_compr_stream *cstream, int cmd, struct snd_soc_dai *dai); int hda_probe_compr_pointer(struct snd_sof_dev *sdev, struct snd_compr_stream *cstream, struct snd_compr_tstamp *tstamp, struct snd_soc_dai *dai); #endif /* * DSP IPC Operations. */ int hda_dsp_ipc_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg); void hda_dsp_ipc_get_reply(struct snd_sof_dev *sdev); int hda_dsp_ipc_get_mailbox_offset(struct snd_sof_dev *sdev); int hda_dsp_ipc_get_window_offset(struct snd_sof_dev *sdev, u32 id); irqreturn_t hda_dsp_ipc_irq_thread(int irq, void *context); int hda_dsp_ipc_cmd_done(struct snd_sof_dev *sdev, int dir); /* * DSP Code loader. */ int hda_dsp_cl_boot_firmware(struct snd_sof_dev *sdev); int hda_dsp_cl_boot_firmware_iccmax(struct snd_sof_dev *sdev); int hda_dsp_cl_boot_firmware_skl(struct snd_sof_dev *sdev); /* pre and post fw run ops */ int hda_dsp_pre_fw_run(struct snd_sof_dev *sdev); int hda_dsp_post_fw_run(struct snd_sof_dev *sdev); /* * HDA Controller Operations. */ int hda_dsp_ctrl_get_caps(struct snd_sof_dev *sdev); void hda_dsp_ctrl_ppcap_enable(struct snd_sof_dev *sdev, bool enable); void hda_dsp_ctrl_ppcap_int_enable(struct snd_sof_dev *sdev, bool enable); int hda_dsp_ctrl_link_reset(struct snd_sof_dev *sdev, bool reset); void hda_dsp_ctrl_misc_clock_gating(struct snd_sof_dev *sdev, bool enable); int hda_dsp_ctrl_clock_power_gating(struct snd_sof_dev *sdev, bool enable); int hda_dsp_ctrl_init_chip(struct snd_sof_dev *sdev, bool full_reset); void hda_dsp_ctrl_stop_chip(struct snd_sof_dev *sdev); /* * HDA bus operations. */ void sof_hda_bus_init(struct hdac_bus *bus, struct device *dev); #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) /* * HDA Codec operations. */ void hda_codec_probe_bus(struct snd_sof_dev *sdev, bool hda_codec_use_common_hdmi); void hda_codec_jack_wake_enable(struct snd_sof_dev *sdev); void hda_codec_jack_check(struct snd_sof_dev *sdev); #endif /* CONFIG_SND_SOC_SOF_HDA */ #if IS_ENABLED(CONFIG_SND_SOC_SOF_HDA) && \ (IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI) || \ IS_ENABLED(CONFIG_SND_SOC_HDAC_HDMI)) void hda_codec_i915_display_power(struct snd_sof_dev *sdev, bool enable); int hda_codec_i915_init(struct snd_sof_dev *sdev); int hda_codec_i915_exit(struct snd_sof_dev *sdev); #else static inline void hda_codec_i915_display_power(struct snd_sof_dev *sdev, bool enable) { } static inline int hda_codec_i915_init(struct snd_sof_dev *sdev) { return 0; } static inline int hda_codec_i915_exit(struct snd_sof_dev *sdev) { return 0; } #endif /* * Trace Control. */ int hda_dsp_trace_init(struct snd_sof_dev *sdev, u32 *stream_tag); int hda_dsp_trace_release(struct snd_sof_dev *sdev); int hda_dsp_trace_trigger(struct snd_sof_dev *sdev, int cmd); /* * SoundWire support */ #if IS_ENABLED(CONFIG_SND_SOC_SOF_INTEL_SOUNDWIRE) int hda_sdw_startup(struct snd_sof_dev *sdev); void hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable); void hda_sdw_process_wakeen(struct snd_sof_dev *sdev); #else static inline int hda_sdw_acpi_scan(struct snd_sof_dev *sdev) { return 0; } static inline int hda_sdw_probe(struct snd_sof_dev *sdev) { return 0; } static inline int hda_sdw_startup(struct snd_sof_dev *sdev) { return 0; } static inline int hda_sdw_exit(struct snd_sof_dev *sdev) { return 0; } static inline void hda_sdw_int_enable(struct snd_sof_dev *sdev, bool enable) { } static inline bool hda_dsp_check_sdw_irq(struct snd_sof_dev *sdev) { return false; } static inline irqreturn_t hda_dsp_sdw_thread(int irq, void *context) { return IRQ_HANDLED; } static inline bool hda_sdw_check_wakeen_irq(struct snd_sof_dev *sdev) { return false; } static inline void hda_sdw_process_wakeen(struct snd_sof_dev *sdev) { } #endif /* common dai driver */ extern struct snd_soc_dai_driver skl_dai[]; /* * Platform Specific HW abstraction Ops. */ extern const struct snd_sof_dsp_ops sof_apl_ops; extern const struct snd_sof_dsp_ops sof_cnl_ops; extern const struct snd_sof_dsp_ops sof_tgl_ops; extern const struct sof_intel_dsp_desc apl_chip_info; extern const struct sof_intel_dsp_desc cnl_chip_info; extern const struct sof_intel_dsp_desc skl_chip_info; extern const struct sof_intel_dsp_desc icl_chip_info; extern const struct sof_intel_dsp_desc tgl_chip_info; extern const struct sof_intel_dsp_desc tglh_chip_info; extern const struct sof_intel_dsp_desc ehl_chip_info; extern const struct sof_intel_dsp_desc jsl_chip_info; /* machine driver select */ void hda_machine_select(struct snd_sof_dev *sdev); void hda_set_mach_params(const struct snd_soc_acpi_mach *mach, struct device *dev); #endif