summaryrefslogtreecommitdiffstats
path: root/js/src/jit/arm64/Architecture-arm64.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'js/src/jit/arm64/Architecture-arm64.cpp')
-rw-r--r--js/src/jit/arm64/Architecture-arm64.cpp88
1 files changed, 88 insertions, 0 deletions
diff --git a/js/src/jit/arm64/Architecture-arm64.cpp b/js/src/jit/arm64/Architecture-arm64.cpp
new file mode 100644
index 0000000000..872510c40d
--- /dev/null
+++ b/js/src/jit/arm64/Architecture-arm64.cpp
@@ -0,0 +1,88 @@
+/* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 2 -*-
+ * vim: set ts=8 sts=2 et sw=2 tw=80:
+ * This Source Code Form is subject to the terms of the Mozilla Public
+ * License, v. 2.0. If a copy of the MPL was not distributed with this
+ * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
+
+#include "jit/arm64/Architecture-arm64.h"
+
+#include <cstring>
+
+#include "jit/arm64/vixl/Cpu-vixl.h"
+#include "jit/FlushICache.h" // js::jit::FlushICache
+#include "jit/RegisterSets.h"
+
+namespace js {
+namespace jit {
+
+Registers::Code Registers::FromName(const char* name) {
+ // Check for some register aliases first.
+ if (strcmp(name, "ip0") == 0) {
+ return ip0;
+ }
+ if (strcmp(name, "ip1") == 0) {
+ return ip1;
+ }
+ if (strcmp(name, "fp") == 0) {
+ return fp;
+ }
+
+ for (uint32_t i = 0; i < Total; i++) {
+ if (strcmp(GetName(i), name) == 0) {
+ return Code(i);
+ }
+ }
+
+ return Invalid;
+}
+
+FloatRegisters::Code FloatRegisters::FromName(const char* name) {
+ for (size_t i = 0; i < Total; i++) {
+ if (strcmp(GetName(i), name) == 0) {
+ return Code(i);
+ }
+ }
+
+ return Invalid;
+}
+
+// These assume no SIMD registers as the register sets do not directly support
+// SIMD. When SIMD is needed (wasm baseline + stubs), other routines are used.
+
+FloatRegisterSet FloatRegister::ReduceSetForPush(const FloatRegisterSet& s) {
+ LiveFloatRegisterSet ret;
+ for (FloatRegisterIterator iter(s); iter.more(); ++iter) {
+ ret.addUnchecked(FromCode((*iter).encoding()));
+ }
+ return ret.set();
+}
+
+uint32_t FloatRegister::GetPushSizeInBytes(const FloatRegisterSet& s) {
+ return s.size() * sizeof(double);
+}
+
+uint32_t FloatRegister::getRegisterDumpOffsetInBytes() {
+ // Although registers are 128-bits wide, only the first 64 need saving per
+ // ABI.
+ return encoding() * sizeof(double);
+}
+
+#if defined(ENABLE_WASM_SIMD)
+uint32_t FloatRegister::GetPushSizeInBytesForWasmStubs(
+ const FloatRegisterSet& s) {
+ return s.size() * SizeOfSimd128;
+}
+#endif
+
+uint32_t GetARM64Flags() { return 0; }
+
+void FlushICache(void* code, size_t size, bool codeIsThreadLocal) {
+ vixl::CPU::EnsureIAndDCacheCoherency(code, size, codeIsThreadLocal);
+}
+
+bool CanFlushICacheFromBackgroundThreads() {
+ return vixl::CPU::CanFlushICacheFromBackgroundThreads();
+}
+
+} // namespace jit
+} // namespace js