summaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/powerpc/power8/translation.json
blob: a1657f5fdc6b58bee33bbb6accbcf28d1230147c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
[
  {
    "EventCode": "0x4c054",
    "EventName": "PM_DERAT_MISS_16G",
    "BriefDescription": "Data ERAT Miss (Data TLB Access) page size 16G",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x3c054",
    "EventName": "PM_DERAT_MISS_16M",
    "BriefDescription": "Data ERAT Miss (Data TLB Access) page size 16M",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1c056",
    "EventName": "PM_DERAT_MISS_4K",
    "BriefDescription": "Data ERAT Miss (Data TLB Access) page size 4K",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2c054",
    "EventName": "PM_DERAT_MISS_64K",
    "BriefDescription": "Data ERAT Miss (Data TLB Access) page size 64K",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x4e048",
    "EventName": "PM_DPTEG_FROM_DL2L3_MOD",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x3e048",
    "EventName": "PM_DPTEG_FROM_DL2L3_SHR",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e042",
    "EventName": "PM_DPTEG_FROM_L2",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e04e",
    "EventName": "PM_DPTEG_FROM_L2MISS",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e040",
    "EventName": "PM_DPTEG_FROM_L2_MEPF",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e040",
    "EventName": "PM_DPTEG_FROM_L2_NO_CONFLICT",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x4e042",
    "EventName": "PM_DPTEG_FROM_L3",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x3e042",
    "EventName": "PM_DPTEG_FROM_L3_DISP_CONFLICT",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e042",
    "EventName": "PM_DPTEG_FROM_L3_MEPF",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e044",
    "EventName": "PM_DPTEG_FROM_L3_NO_CONFLICT",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e04c",
    "EventName": "PM_DPTEG_FROM_LL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e048",
    "EventName": "PM_DPTEG_FROM_LMEM",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e04c",
    "EventName": "PM_DPTEG_FROM_MEMORY",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x4e04a",
    "EventName": "PM_DPTEG_FROM_OFF_CHIP_CACHE",
    "BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e048",
    "EventName": "PM_DPTEG_FROM_ON_CHIP_CACHE",
    "BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e046",
    "EventName": "PM_DPTEG_FROM_RL2L3_MOD",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x1e04a",
    "EventName": "PM_DPTEG_FROM_RL2L3_SHR",
    "BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2e04a",
    "EventName": "PM_DPTEG_FROM_RL4",
    "BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a data side request",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x300fc",
    "EventName": "PM_DTLB_MISS",
    "BriefDescription": "Data PTEG reload",
    "PublicDescription": "Data PTEG Reloaded (DTLB Miss)"
  },
  {
    "EventCode": "0x1c058",
    "EventName": "PM_DTLB_MISS_16G",
    "BriefDescription": "Data TLB Miss page size 16G",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x4c056",
    "EventName": "PM_DTLB_MISS_16M",
    "BriefDescription": "Data TLB Miss page size 16M",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x2c056",
    "EventName": "PM_DTLB_MISS_4K",
    "BriefDescription": "Data TLB Miss page size 4k",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x3c056",
    "EventName": "PM_DTLB_MISS_64K",
    "BriefDescription": "Data TLB Miss page size 64K",
    "PublicDescription": ""
  },
  {
    "EventCode": "0x200f6",
    "EventName": "PM_LSU_DERAT_MISS",
    "BriefDescription": "DERAT Reloaded due to a DERAT miss",
    "PublicDescription": "DERAT Reloaded (Miss)"
  },
  {
    "EventCode": "0x20066",
    "EventName": "PM_TLB_MISS",
    "BriefDescription": "TLB Miss (I + D)",
    "PublicDescription": ""
  }
]