blob: 5114e99b0035af1fde51b79de350b941a4b0bdf2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
# SPDX-License-Identifier: (GPL-2.0+ OR MIT)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/rockchip-mipi-dphy-rx0.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Rockchip SoC MIPI RX0 D-PHY
maintainers:
- Helen Koike <helen.koike@collabora.com>
- Ezequiel Garcia <ezequiel@collabora.com>
description: |
The Rockchip SoC has a MIPI D-PHY bus with an RX0 entry which connects to
the ISP1 (Image Signal Processing unit v1.0) for CSI cameras.
properties:
compatible:
const: rockchip,rk3399-mipi-dphy-rx0
clocks:
items:
- description: MIPI D-PHY ref clock
- description: MIPI D-PHY RX0 cfg clock
- description: Video in/out general register file clock
clock-names:
items:
- const: dphy-ref
- const: dphy-cfg
- const: grf
'#phy-cells':
const: 0
power-domains:
description: Video in/out power domain.
maxItems: 1
required:
- compatible
- clocks
- clock-names
- '#phy-cells'
- power-domains
additionalProperties: false
examples:
- |
/*
* MIPI D-PHY RX0 use registers in "general register files", it
* should be a child of the GRF.
*
* grf: syscon@ff770000 {
* compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
* ...
* };
*/
#include <dt-bindings/clock/rk3399-cru.h>
#include <dt-bindings/power/rk3399-power.h>
mipi_dphy_rx0: mipi-dphy-rx0 {
compatible = "rockchip,rk3399-mipi-dphy-rx0";
clocks = <&cru SCLK_MIPIDPHY_REF>,
<&cru SCLK_DPHY_RX0_CFG>,
<&cru PCLK_VIO_GRF>;
clock-names = "dphy-ref", "dphy-cfg", "grf";
power-domains = <&power RK3399_PD_VIO>;
#phy-cells = <0>;
};
|
