summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/intel/ixp/intel-ixp42x-welltech-epbx100.dts
blob: c550c421b659ccd6ec08b80bb701f6fc0a5c9a59 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2021 Corentin Labbe <clabbe@baylibre.com>
 */

/dts-v1/;

#include "intel-ixp42x.dtsi"

/ {
	model = "Welltech EPBX100";
	compatible = "welltech,epbx100", "intel,ixp42x";
	#address-cells = <1>;
	#size-cells = <1>;

	memory@0 {
		/* 64 MB SDRAM */
		device_type = "memory";
		reg = <0x00000000 0x4000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200n8 root=/dev/ram0 initrd=0x00800000,9M";
		stdout-path = "uart0:115200n8";
	};

	aliases {
		serial0 = &uart0;
	};

	soc {
		bus@c4000000 {
			flash@0,0 {
				compatible = "intel,ixp4xx-flash", "cfi-flash";
				bank-width = <2>;
				/*
				 * 16 MB of Flash
				 */
				reg = <0 0x00000000 0x1000000>;

				partitions {
					compatible = "fixed-partitions";
					#address-cells = <1>;
					#size-cells = <1>;

					partition@0 {
						label = "RedBoot";
						reg = <0x00000000 0x00080000>;
						read-only;
					};
					partition@80000 {
						label = "zImage";
						reg = <0x00080000 0x00100000>;
						read-only;
					};
					partition@180000 {
						label = "ramdisk";
						reg = <0x00180000 0x00300000>;
						read-only;
					};
					partition@480000 {
						label = "User";
						reg = <0x00480000 0x00b60000>;
						read-only;
					};
					partition@fe0000 {
						label = "FIS directory";
						reg = <0x00fe0000 0x001f000>;
						read-only;
					};
					partition@fff000 {
						label = "RedBoot config";
						reg = <0x00fff000 0x0001000>;
						read-only;
					};
				};
			};
		};

		/* LAN port */
		ethernet@c8009000 {
			status = "okay";
			queue-rx = <&qmgr 3>;
			queue-txready = <&qmgr 20>;
			phy-mode = "rgmii";
			phy-handle = <&phy5>;

			mdio {
				#address-cells = <1>;
				#size-cells = <0>;

				phy5: ethernet-phy@5 {
					reg = <5>;
				};
			};
		};
	};
};