summaryrefslogtreecommitdiffstats
path: root/drivers/clk/clk-loongson2.c
blob: bacdcbb287ac618b57c236b1103ebbe2c31e7107 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
// SPDX-License-Identifier: GPL-2.0+
/*
 * Author: Yinbo Zhu <zhuyinbo@loongson.cn>
 * Copyright (C) 2022-2023 Loongson Technology Corporation Limited
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/clk-provider.h>
#include <linux/slab.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/io-64-nonatomic-lo-hi.h>
#include <dt-bindings/clock/loongson,ls2k-clk.h>

#define LOONGSON2_PLL_MULT_SHIFT		32
#define LOONGSON2_PLL_MULT_WIDTH		10
#define LOONGSON2_PLL_DIV_SHIFT			26
#define LOONGSON2_PLL_DIV_WIDTH			6
#define LOONGSON2_APB_FREQSCALE_SHIFT		20
#define LOONGSON2_APB_FREQSCALE_WIDTH		3
#define LOONGSON2_USB_FREQSCALE_SHIFT		16
#define LOONGSON2_USB_FREQSCALE_WIDTH		3
#define LOONGSON2_SATA_FREQSCALE_SHIFT		12
#define LOONGSON2_SATA_FREQSCALE_WIDTH		3
#define LOONGSON2_BOOT_FREQSCALE_SHIFT		8
#define LOONGSON2_BOOT_FREQSCALE_WIDTH		3

static void __iomem *loongson2_pll_base;

static const struct clk_parent_data pdata[] = {
	{ .fw_name = "ref_100m",},
};

static struct clk_hw *loongson2_clk_register(struct device *dev,
					  const char *name,
					  const char *parent_name,
					  const struct clk_ops *ops,
					  unsigned long flags)
{
	int ret;
	struct clk_hw *hw;
	struct clk_init_data init = { };

	hw = devm_kzalloc(dev, sizeof(*hw), GFP_KERNEL);
	if (!hw)
		return ERR_PTR(-ENOMEM);

	init.name = name;
	init.ops = ops;
	init.flags = flags;
	init.num_parents = 1;

	if (!parent_name)
		init.parent_data = pdata;
	else
		init.parent_names = &parent_name;

	hw->init = &init;

	ret = devm_clk_hw_register(dev, hw);
	if (ret)
		hw = ERR_PTR(ret);

	return hw;
}

static unsigned long loongson2_calc_pll_rate(int offset, unsigned long rate)
{
	u64 val;
	u32 mult, div;

	val = readq(loongson2_pll_base + offset);

	mult = (val >> LOONGSON2_PLL_MULT_SHIFT) &
			clk_div_mask(LOONGSON2_PLL_MULT_WIDTH);
	div = (val >> LOONGSON2_PLL_DIV_SHIFT) &
			clk_div_mask(LOONGSON2_PLL_DIV_WIDTH);

	return div_u64((u64)rate * mult, div);
}

static unsigned long loongson2_node_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_pll_rate(0x0, parent_rate);
}

static const struct clk_ops loongson2_node_clk_ops = {
	.recalc_rate = loongson2_node_recalc_rate,
};

static unsigned long loongson2_ddr_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_pll_rate(0x10, parent_rate);
}

static const struct clk_ops loongson2_ddr_clk_ops = {
	.recalc_rate = loongson2_ddr_recalc_rate,
};

static unsigned long loongson2_dc_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_pll_rate(0x20, parent_rate);
}

static const struct clk_ops loongson2_dc_clk_ops = {
	.recalc_rate = loongson2_dc_recalc_rate,
};

static unsigned long loongson2_pix0_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_pll_rate(0x30, parent_rate);
}

static const struct clk_ops loongson2_pix0_clk_ops = {
	.recalc_rate = loongson2_pix0_recalc_rate,
};

static unsigned long loongson2_pix1_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_pll_rate(0x40, parent_rate);
}

static const struct clk_ops loongson2_pix1_clk_ops = {
	.recalc_rate = loongson2_pix1_recalc_rate,
};

static unsigned long loongson2_calc_rate(unsigned long rate,
					 int shift, int width)
{
	u64 val;
	u32 mult;

	val = readq(loongson2_pll_base + 0x50);

	mult = (val >> shift) & clk_div_mask(width);

	return div_u64((u64)rate * (mult + 1), 8);
}

static unsigned long loongson2_boot_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_rate(parent_rate,
				   LOONGSON2_BOOT_FREQSCALE_SHIFT,
				   LOONGSON2_BOOT_FREQSCALE_WIDTH);
}

static const struct clk_ops loongson2_boot_clk_ops = {
	.recalc_rate = loongson2_boot_recalc_rate,
};

static unsigned long loongson2_apb_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_rate(parent_rate,
				   LOONGSON2_APB_FREQSCALE_SHIFT,
				   LOONGSON2_APB_FREQSCALE_WIDTH);
}

static const struct clk_ops loongson2_apb_clk_ops = {
	.recalc_rate = loongson2_apb_recalc_rate,
};

static unsigned long loongson2_usb_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_rate(parent_rate,
				   LOONGSON2_USB_FREQSCALE_SHIFT,
				   LOONGSON2_USB_FREQSCALE_WIDTH);
}

static const struct clk_ops loongson2_usb_clk_ops = {
	.recalc_rate = loongson2_usb_recalc_rate,
};

static unsigned long loongson2_sata_recalc_rate(struct clk_hw *hw,
					  unsigned long parent_rate)
{
	return loongson2_calc_rate(parent_rate,
				   LOONGSON2_SATA_FREQSCALE_SHIFT,
				   LOONGSON2_SATA_FREQSCALE_WIDTH);
}

static const struct clk_ops loongson2_sata_clk_ops = {
	.recalc_rate = loongson2_sata_recalc_rate,
};

static inline int loongson2_check_clk_hws(struct clk_hw *clks[], unsigned int count)
{
	unsigned int i;

	for (i = 0; i < count; i++)
		if (IS_ERR(clks[i])) {
			pr_err("Loongson2 clk %u: register failed with %ld\n",
				i, PTR_ERR(clks[i]));
			return PTR_ERR(clks[i]);
		}

	return 0;
}

static int loongson2_clk_probe(struct platform_device *pdev)
{
	int ret;
	struct clk_hw **hws;
	struct clk_hw_onecell_data *clk_hw_data;
	spinlock_t loongson2_clk_lock;
	struct device *dev = &pdev->dev;

	loongson2_pll_base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(loongson2_pll_base))
		return PTR_ERR(loongson2_pll_base);

	clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, LOONGSON2_CLK_END),
					GFP_KERNEL);
	if (WARN_ON(!clk_hw_data))
		return -ENOMEM;

	clk_hw_data->num = LOONGSON2_CLK_END;
	hws = clk_hw_data->hws;

	hws[LOONGSON2_NODE_PLL] = loongson2_clk_register(dev, "node_pll",
						NULL,
						&loongson2_node_clk_ops, 0);

	hws[LOONGSON2_DDR_PLL] = loongson2_clk_register(dev, "ddr_pll",
						NULL,
						&loongson2_ddr_clk_ops, 0);

	hws[LOONGSON2_DC_PLL] = loongson2_clk_register(dev, "dc_pll",
						NULL,
						&loongson2_dc_clk_ops, 0);

	hws[LOONGSON2_PIX0_PLL] = loongson2_clk_register(dev, "pix0_pll",
						NULL,
						&loongson2_pix0_clk_ops, 0);

	hws[LOONGSON2_PIX1_PLL] = loongson2_clk_register(dev, "pix1_pll",
						NULL,
						&loongson2_pix1_clk_ops, 0);

	hws[LOONGSON2_BOOT_CLK] = loongson2_clk_register(dev, "boot",
						NULL,
						&loongson2_boot_clk_ops, 0);

	hws[LOONGSON2_NODE_CLK] = devm_clk_hw_register_divider(dev, "node",
						"node_pll", 0,
						loongson2_pll_base + 0x8, 0,
						6, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	/*
	 * The hda clk divisor in the upper 32bits and the clk-prodiver
	 * layer code doesn't support 64bit io operation thus a conversion
	 * is required that subtract shift by 32 and add 4byte to the hda
	 * address
	 */
	hws[LOONGSON2_HDA_CLK] = devm_clk_hw_register_divider(dev, "hda",
						"ddr_pll", 0,
						loongson2_pll_base + 0x22, 12,
						7, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_GPU_CLK] = devm_clk_hw_register_divider(dev, "gpu",
						"ddr_pll", 0,
						loongson2_pll_base + 0x18, 22,
						6, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_DDR_CLK] = devm_clk_hw_register_divider(dev, "ddr",
						"ddr_pll", 0,
						loongson2_pll_base + 0x18, 0,
						6, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_GMAC_CLK] = devm_clk_hw_register_divider(dev, "gmac",
						"dc_pll", 0,
						loongson2_pll_base + 0x28, 22,
						6, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_DC_CLK] = devm_clk_hw_register_divider(dev, "dc",
						"dc_pll", 0,
						loongson2_pll_base + 0x28, 0,
						6, CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_APB_CLK] = loongson2_clk_register(dev, "apb",
						"gmac",
						&loongson2_apb_clk_ops, 0);

	hws[LOONGSON2_USB_CLK] = loongson2_clk_register(dev, "usb",
						"gmac",
						&loongson2_usb_clk_ops, 0);

	hws[LOONGSON2_SATA_CLK] = loongson2_clk_register(dev, "sata",
						"gmac",
						&loongson2_sata_clk_ops, 0);

	hws[LOONGSON2_PIX0_CLK] = clk_hw_register_divider(NULL, "pix0",
						"pix0_pll", 0,
						loongson2_pll_base + 0x38, 0, 6,
						CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	hws[LOONGSON2_PIX1_CLK] = clk_hw_register_divider(NULL, "pix1",
						"pix1_pll", 0,
						loongson2_pll_base + 0x48, 0, 6,
						CLK_DIVIDER_ONE_BASED,
						&loongson2_clk_lock);

	ret = loongson2_check_clk_hws(hws, LOONGSON2_CLK_END);
	if (ret)
		return ret;

	return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, clk_hw_data);
}

static const struct of_device_id loongson2_clk_match_table[] = {
	{ .compatible = "loongson,ls2k-clk" },
	{ }
};
MODULE_DEVICE_TABLE(of, loongson2_clk_match_table);

static struct platform_driver loongson2_clk_driver = {
	.probe	= loongson2_clk_probe,
	.driver	= {
		.name	= "loongson2-clk",
		.of_match_table	= loongson2_clk_match_table,
	},
};
module_platform_driver(loongson2_clk_driver);

MODULE_DESCRIPTION("Loongson2 clock driver");
MODULE_LICENSE("GPL");