1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
|
/*
* Copyright 2022 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
*/
#ifndef _mmhub_3_0_2_OFFSET_HEADER
#define _mmhub_3_0_2_OFFSET_HEADER
// addressBlock: mmhub_dagbdec
// base address: 0x68000
#define regDAGB0_RDCLI0 0x0000
#define regDAGB0_RDCLI0_BASE_IDX 0
#define regDAGB0_RDCLI1 0x0001
#define regDAGB0_RDCLI1_BASE_IDX 0
#define regDAGB0_RDCLI2 0x0002
#define regDAGB0_RDCLI2_BASE_IDX 0
#define regDAGB0_RDCLI3 0x0003
#define regDAGB0_RDCLI3_BASE_IDX 0
#define regDAGB0_RDCLI4 0x0004
#define regDAGB0_RDCLI4_BASE_IDX 0
#define regDAGB0_RDCLI5 0x0005
#define regDAGB0_RDCLI5_BASE_IDX 0
#define regDAGB0_RDCLI6 0x0006
#define regDAGB0_RDCLI6_BASE_IDX 0
#define regDAGB0_RDCLI7 0x0007
#define regDAGB0_RDCLI7_BASE_IDX 0
#define regDAGB0_RDCLI8 0x0008
#define regDAGB0_RDCLI8_BASE_IDX 0
#define regDAGB0_RDCLI9 0x0009
#define regDAGB0_RDCLI9_BASE_IDX 0
#define regDAGB0_RDCLI10 0x000a
#define regDAGB0_RDCLI10_BASE_IDX 0
#define regDAGB0_RDCLI11 0x000b
#define regDAGB0_RDCLI11_BASE_IDX 0
#define regDAGB0_RDCLI12 0x000c
#define regDAGB0_RDCLI12_BASE_IDX 0
#define regDAGB0_RDCLI13 0x000d
#define regDAGB0_RDCLI13_BASE_IDX 0
#define regDAGB0_RDCLI14 0x000e
#define regDAGB0_RDCLI14_BASE_IDX 0
#define regDAGB0_RDCLI15 0x000f
#define regDAGB0_RDCLI15_BASE_IDX 0
#define regDAGB0_RDCLI16 0x0010
#define regDAGB0_RDCLI16_BASE_IDX 0
#define regDAGB0_RDCLI17 0x0011
#define regDAGB0_RDCLI17_BASE_IDX 0
#define regDAGB0_RDCLI18 0x0012
#define regDAGB0_RDCLI18_BASE_IDX 0
#define regDAGB0_RDCLI19 0x0013
#define regDAGB0_RDCLI19_BASE_IDX 0
#define regDAGB0_RDCLI20 0x0014
#define regDAGB0_RDCLI20_BASE_IDX 0
#define regDAGB0_RDCLI21 0x0015
#define regDAGB0_RDCLI21_BASE_IDX 0
#define regDAGB0_RDCLI22 0x0016
#define regDAGB0_RDCLI22_BASE_IDX 0
#define regDAGB0_RDCLI23 0x0017
#define regDAGB0_RDCLI23_BASE_IDX 0
#define regDAGB0_RD_CNTL 0x0018
#define regDAGB0_RD_CNTL_BASE_IDX 0
#define regDAGB0_RD_IO_CNTL 0x0019
#define regDAGB0_RD_IO_CNTL_BASE_IDX 0
#define regDAGB0_RD_GMI_CNTL 0x001a
#define regDAGB0_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB 0x001b
#define regDAGB0_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB0_RD_CGTT_CLK_CTRL 0x001c
#define regDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL 0x001d
#define regDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0 0x001e
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0 0x001f
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1 0x0020
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1 0x0021
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST2 0x0022
#define regDAGB0_RD_ADDR_DAGB_MAX_BURST2_BASE_IDX 0
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER2 0x0023
#define regDAGB0_RD_ADDR_DAGB_LAZY_TIMER2_BASE_IDX 0
#define regDAGB0_RD_VC0_CNTL 0x0024
#define regDAGB0_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC1_CNTL 0x0025
#define regDAGB0_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC2_CNTL 0x0026
#define regDAGB0_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC3_CNTL 0x0027
#define regDAGB0_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC4_CNTL 0x0028
#define regDAGB0_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB0_RD_VC5_CNTL 0x0029
#define regDAGB0_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB0_RD_IO_VC_CNTL 0x002a
#define regDAGB0_RD_IO_VC_CNTL_BASE_IDX 0
#define regDAGB0_RD_GMI_VC_CNTL 0x002b
#define regDAGB0_RD_GMI_VC_CNTL_BASE_IDX 0
#define regDAGB0_RD_CNTL_MISC 0x002c
#define regDAGB0_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB0_RD_TLB_CREDIT 0x002d
#define regDAGB0_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB0_RD_RDRET_CREDIT_CNTL 0x002e
#define regDAGB0_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB0_RD_RDRET_CREDIT_CNTL2 0x002f
#define regDAGB0_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB0_RDCLI_ASK_PENDING 0x0030
#define regDAGB0_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_GO_PENDING 0x0031
#define regDAGB0_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_GBLSEND_PENDING 0x0032
#define regDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_TLB_PENDING 0x0033
#define regDAGB0_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_OARB_PENDING 0x0034
#define regDAGB0_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_ASK2ARB_PENDING 0x0035
#define regDAGB0_RDCLI_ASK2ARB_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_ASK2DF_PENDING 0x0036
#define regDAGB0_RDCLI_ASK2DF_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_OSD_PENDING 0x0037
#define regDAGB0_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_ASK_OSD_PENDING 0x0038
#define regDAGB0_RDCLI_ASK_OSD_PENDING_BASE_IDX 0
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE 0x0039
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE 0x003a
#define regDAGB0_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_WRCLI0 0x003b
#define regDAGB0_WRCLI0_BASE_IDX 0
#define regDAGB0_WRCLI1 0x003c
#define regDAGB0_WRCLI1_BASE_IDX 0
#define regDAGB0_WRCLI2 0x003d
#define regDAGB0_WRCLI2_BASE_IDX 0
#define regDAGB0_WRCLI3 0x003e
#define regDAGB0_WRCLI3_BASE_IDX 0
#define regDAGB0_WRCLI4 0x003f
#define regDAGB0_WRCLI4_BASE_IDX 0
#define regDAGB0_WRCLI5 0x0040
#define regDAGB0_WRCLI5_BASE_IDX 0
#define regDAGB0_WRCLI6 0x0041
#define regDAGB0_WRCLI6_BASE_IDX 0
#define regDAGB0_WRCLI7 0x0042
#define regDAGB0_WRCLI7_BASE_IDX 0
#define regDAGB0_WRCLI8 0x0043
#define regDAGB0_WRCLI8_BASE_IDX 0
#define regDAGB0_WRCLI9 0x0044
#define regDAGB0_WRCLI9_BASE_IDX 0
#define regDAGB0_WRCLI10 0x0045
#define regDAGB0_WRCLI10_BASE_IDX 0
#define regDAGB0_WRCLI11 0x0046
#define regDAGB0_WRCLI11_BASE_IDX 0
#define regDAGB0_WRCLI12 0x0047
#define regDAGB0_WRCLI12_BASE_IDX 0
#define regDAGB0_WRCLI13 0x0048
#define regDAGB0_WRCLI13_BASE_IDX 0
#define regDAGB0_WRCLI14 0x0049
#define regDAGB0_WRCLI14_BASE_IDX 0
#define regDAGB0_WRCLI15 0x004a
#define regDAGB0_WRCLI15_BASE_IDX 0
#define regDAGB0_WRCLI16 0x004b
#define regDAGB0_WRCLI16_BASE_IDX 0
#define regDAGB0_WRCLI17 0x004c
#define regDAGB0_WRCLI17_BASE_IDX 0
#define regDAGB0_WRCLI18 0x004d
#define regDAGB0_WRCLI18_BASE_IDX 0
#define regDAGB0_WRCLI19 0x004e
#define regDAGB0_WRCLI19_BASE_IDX 0
#define regDAGB0_WRCLI20 0x004f
#define regDAGB0_WRCLI20_BASE_IDX 0
#define regDAGB0_WRCLI21 0x0050
#define regDAGB0_WRCLI21_BASE_IDX 0
#define regDAGB0_WRCLI22 0x0051
#define regDAGB0_WRCLI22_BASE_IDX 0
#define regDAGB0_WRCLI23 0x0052
#define regDAGB0_WRCLI23_BASE_IDX 0
#define regDAGB0_WR_CNTL 0x0053
#define regDAGB0_WR_CNTL_BASE_IDX 0
#define regDAGB0_WR_IO_CNTL 0x0054
#define regDAGB0_WR_IO_CNTL_BASE_IDX 0
#define regDAGB0_WR_GMI_CNTL 0x0055
#define regDAGB0_WR_GMI_CNTL_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB 0x0056
#define regDAGB0_WR_ADDR_DAGB_BASE_IDX 0
#define regDAGB0_WR_CGTT_CLK_CTRL 0x0057
#define regDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL 0x0058
#define regDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0 0x0059
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0 0x005a
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1 0x005b
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1 0x005c
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST2 0x005d
#define regDAGB0_WR_ADDR_DAGB_MAX_BURST2_BASE_IDX 0
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER2 0x005e
#define regDAGB0_WR_ADDR_DAGB_LAZY_TIMER2_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB 0x005f
#define regDAGB0_WR_DATA_DAGB_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_MAX_BURST0 0x0060
#define regDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0 0x0061
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_MAX_BURST1 0x0062
#define regDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1 0x0063
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_MAX_BURST2 0x0064
#define regDAGB0_WR_DATA_DAGB_MAX_BURST2_BASE_IDX 0
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER2 0x0065
#define regDAGB0_WR_DATA_DAGB_LAZY_TIMER2_BASE_IDX 0
#define regDAGB0_WR_VC0_CNTL 0x0066
#define regDAGB0_WR_VC0_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC1_CNTL 0x0067
#define regDAGB0_WR_VC1_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC2_CNTL 0x0068
#define regDAGB0_WR_VC2_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC3_CNTL 0x0069
#define regDAGB0_WR_VC3_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC4_CNTL 0x006a
#define regDAGB0_WR_VC4_CNTL_BASE_IDX 0
#define regDAGB0_WR_VC5_CNTL 0x006b
#define regDAGB0_WR_VC5_CNTL_BASE_IDX 0
#define regDAGB0_WR_IO_VC_CNTL 0x006c
#define regDAGB0_WR_IO_VC_CNTL_BASE_IDX 0
#define regDAGB0_WR_GMI_VC_CNTL 0x006d
#define regDAGB0_WR_GMI_VC_CNTL_BASE_IDX 0
#define regDAGB0_WR_CNTL_MISC 0x006e
#define regDAGB0_WR_CNTL_MISC_BASE_IDX 0
#define regDAGB0_WR_TLB_CREDIT 0x006f
#define regDAGB0_WR_TLB_CREDIT_BASE_IDX 0
#define regDAGB0_WR_DATA_CREDIT 0x0070
#define regDAGB0_WR_DATA_CREDIT_BASE_IDX 0
#define regDAGB0_WR_MISC_CREDIT 0x0071
#define regDAGB0_WR_MISC_CREDIT_BASE_IDX 0
#define regDAGB0_WR_DATA_FIFO_CREDIT_CNTL1 0x0072
#define regDAGB0_WR_DATA_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1 0x0073
#define regDAGB0_WR_ATOMIC_FIFO_CREDIT_CNTL1_BASE_IDX 0
#define regDAGB0_WRCLI_ASK_PENDING 0x0074
#define regDAGB0_WRCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_GO_PENDING 0x0075
#define regDAGB0_WRCLI_GO_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_GBLSEND_PENDING 0x0076
#define regDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_TLB_PENDING 0x0077
#define regDAGB0_WRCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_OARB_PENDING 0x0078
#define regDAGB0_WRCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_ASK2ARB_PENDING 0x0079
#define regDAGB0_WRCLI_ASK2ARB_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_ASK2DF_PENDING 0x007a
#define regDAGB0_WRCLI_ASK2DF_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_OSD_PENDING 0x007b
#define regDAGB0_WRCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_ASK_OSD_PENDING 0x007c
#define regDAGB0_WRCLI_ASK_OSD_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_DBUS_ASK_PENDING 0x007d
#define regDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_DBUS_GO_PENDING 0x007e
#define regDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX 0
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE 0x007f
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_BASE_IDX 0
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE 0x0080
#define regDAGB0_WRCLI_GPU_SNOOP_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE 0x0081
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE 0x0082
#define regDAGB0_WRCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB0_DAGB_DLY 0x0083
#define regDAGB0_DAGB_DLY_BASE_IDX 0
#define regDAGB0_CNTL_MISC 0x0084
#define regDAGB0_CNTL_MISC_BASE_IDX 0
#define regDAGB0_CNTL_MISC2 0x0085
#define regDAGB0_CNTL_MISC2_BASE_IDX 0
#define regDAGB0_FIFO_EMPTY 0x0086
#define regDAGB0_FIFO_EMPTY_BASE_IDX 0
#define regDAGB0_FIFO_FULL 0x0087
#define regDAGB0_FIFO_FULL_BASE_IDX 0
#define regDAGB0_RD_CREDITS_FULL 0x0088
#define regDAGB0_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB0_WR_CREDITS_FULL 0x0089
#define regDAGB0_WR_CREDITS_FULL_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_LO 0x008a
#define regDAGB0_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_HI 0x008b
#define regDAGB0_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB0_PERFCOUNTER0_CFG 0x008c
#define regDAGB0_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER1_CFG 0x008d
#define regDAGB0_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER2_CFG 0x008e
#define regDAGB0_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB0_PERFCOUNTER_RSLT_CNTL 0x008f
#define regDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB0_L1TLB_REG_RW 0x0090
#define regDAGB0_L1TLB_REG_RW_BASE_IDX 0
#define regDAGB0_RESERVE1 0x0091
#define regDAGB0_RESERVE1_BASE_IDX 0
#define regDAGB0_RESERVE2 0x0092
#define regDAGB0_RESERVE2_BASE_IDX 0
#define regDAGB0_RESERVE3 0x0093
#define regDAGB0_RESERVE3_BASE_IDX 0
#define regDAGB0_RESERVE4 0x0094
#define regDAGB0_RESERVE4_BASE_IDX 0
#define regDAGB0_SDP_RD_BW_CNTL 0x0095
#define regDAGB0_SDP_RD_BW_CNTL_BASE_IDX 0
#define regDAGB0_SDP_PRIORITY_OVERRIDE 0x0096
#define regDAGB0_SDP_PRIORITY_OVERRIDE_BASE_IDX 0
#define regDAGB0_SDP_RD_PRIORITY 0x0097
#define regDAGB0_SDP_RD_PRIORITY_BASE_IDX 0
#define regDAGB0_SDP_WR_PRIORITY 0x0098
#define regDAGB0_SDP_WR_PRIORITY_BASE_IDX 0
#define regDAGB0_SDP_RD_CLI2SDP_VC_MAP 0x0099
#define regDAGB0_SDP_RD_CLI2SDP_VC_MAP_BASE_IDX 0
#define regDAGB0_SDP_WR_CLI2SDP_VC_MAP 0x009a
#define regDAGB0_SDP_WR_CLI2SDP_VC_MAP_BASE_IDX 0
#define regDAGB0_SDP_ENABLE 0x009b
#define regDAGB0_SDP_ENABLE_BASE_IDX 0
#define regDAGB0_SDP_CREDITS 0x009c
#define regDAGB0_SDP_CREDITS_BASE_IDX 0
#define regDAGB0_SDP_TAG_RESERVE0 0x009d
#define regDAGB0_SDP_TAG_RESERVE0_BASE_IDX 0
#define regDAGB0_SDP_TAG_RESERVE1 0x009e
#define regDAGB0_SDP_TAG_RESERVE1_BASE_IDX 0
#define regDAGB0_SDP_VCC_RESERVE0 0x009f
#define regDAGB0_SDP_VCC_RESERVE0_BASE_IDX 0
#define regDAGB0_SDP_VCC_RESERVE1 0x00a0
#define regDAGB0_SDP_VCC_RESERVE1_BASE_IDX 0
#define regDAGB0_SDP_ERR_STATUS 0x00a1
#define regDAGB0_SDP_ERR_STATUS_BASE_IDX 0
#define regDAGB0_SDP_REQ_CNTL 0x00a2
#define regDAGB0_SDP_REQ_CNTL_BASE_IDX 0
#define regDAGB0_SDP_MISC_AON 0x00a3
#define regDAGB0_SDP_MISC_AON_BASE_IDX 0
#define regDAGB0_SDP_MISC 0x00a4
#define regDAGB0_SDP_MISC_BASE_IDX 0
#define regDAGB0_SDP_MISC2 0x00a5
#define regDAGB0_SDP_MISC2_BASE_IDX 0
#define regDAGB0_SDP_VCD_RESERVE0 0x00a7
#define regDAGB0_SDP_VCD_RESERVE0_BASE_IDX 0
#define regDAGB0_SDP_VCD_RESERVE1 0x00a8
#define regDAGB0_SDP_VCD_RESERVE1_BASE_IDX 0
#define regDAGB0_SDP_ARB_CNTL0 0x00a9
#define regDAGB0_SDP_ARB_CNTL0_BASE_IDX 0
#define regDAGB0_SDP_ARB_CNTL1 0x00aa
#define regDAGB0_SDP_ARB_CNTL1_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_CNTL 0x00ab
#define regDAGB0_FATAL_ERROR_CNTL_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_CLEAR 0x00ac
#define regDAGB0_FATAL_ERROR_CLEAR_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS0 0x00ad
#define regDAGB0_FATAL_ERROR_STATUS0_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS1 0x00ae
#define regDAGB0_FATAL_ERROR_STATUS1_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS2 0x00af
#define regDAGB0_FATAL_ERROR_STATUS2_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS3 0x00b0
#define regDAGB0_FATAL_ERROR_STATUS3_BASE_IDX 0
#define regDAGB0_FATAL_ERROR_STATUS4 0x00b1
#define regDAGB0_FATAL_ERROR_STATUS4_BASE_IDX 0
#define regDAGB0_SDP_CGTT_CLK_CTRL 0x00b6
#define regDAGB0_SDP_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB0_SDP_LATENCY_SAMPLING 0x00b7
#define regDAGB0_SDP_LATENCY_SAMPLING_BASE_IDX 0
#define regDAGB1_RDCLI0 0x00b8
#define regDAGB1_RDCLI0_BASE_IDX 0
#define regDAGB1_RDCLI1 0x00b9
#define regDAGB1_RDCLI1_BASE_IDX 0
#define regDAGB1_RDCLI2 0x00ba
#define regDAGB1_RDCLI2_BASE_IDX 0
#define regDAGB1_RDCLI3 0x00bb
#define regDAGB1_RDCLI3_BASE_IDX 0
#define regDAGB1_RDCLI4 0x00bc
#define regDAGB1_RDCLI4_BASE_IDX 0
#define regDAGB1_RDCLI5 0x00bd
#define regDAGB1_RDCLI5_BASE_IDX 0
#define regDAGB1_RDCLI6 0x00be
#define regDAGB1_RDCLI6_BASE_IDX 0
#define regDAGB1_RDCLI7 0x00bf
#define regDAGB1_RDCLI7_BASE_IDX 0
#define regDAGB1_RDCLI8 0x00c0
#define regDAGB1_RDCLI8_BASE_IDX 0
#define regDAGB1_RDCLI9 0x00c1
#define regDAGB1_RDCLI9_BASE_IDX 0
#define regDAGB1_RDCLI10 0x00c2
#define regDAGB1_RDCLI10_BASE_IDX 0
#define regDAGB1_RDCLI11 0x00c3
#define regDAGB1_RDCLI11_BASE_IDX 0
#define regDAGB1_RDCLI12 0x00c4
#define regDAGB1_RDCLI12_BASE_IDX 0
#define regDAGB1_RDCLI13 0x00c5
#define regDAGB1_RDCLI13_BASE_IDX 0
#define regDAGB1_RDCLI14 0x00c6
#define regDAGB1_RDCLI14_BASE_IDX 0
#define regDAGB1_RDCLI15 0x00c7
#define regDAGB1_RDCLI15_BASE_IDX 0
#define regDAGB1_RDCLI16 0x00c8
#define regDAGB1_RDCLI16_BASE_IDX 0
#define regDAGB1_RDCLI17 0x00c9
#define regDAGB1_RDCLI17_BASE_IDX 0
#define regDAGB1_RDCLI18 0x00ca
#define regDAGB1_RDCLI18_BASE_IDX 0
#define regDAGB1_RDCLI19 0x00cb
#define regDAGB1_RDCLI19_BASE_IDX 0
#define regDAGB1_RDCLI20 0x00cc
#define regDAGB1_RDCLI20_BASE_IDX 0
#define regDAGB1_RDCLI21 0x00cd
#define regDAGB1_RDCLI21_BASE_IDX 0
#define regDAGB1_RDCLI22 0x00ce
#define regDAGB1_RDCLI22_BASE_IDX 0
#define regDAGB1_RDCLI23 0x00cf
#define regDAGB1_RDCLI23_BASE_IDX 0
#define regDAGB1_RD_CNTL 0x00d0
#define regDAGB1_RD_CNTL_BASE_IDX 0
#define regDAGB1_RD_IO_CNTL 0x00d1
#define regDAGB1_RD_IO_CNTL_BASE_IDX 0
#define regDAGB1_RD_GMI_CNTL 0x00d2
#define regDAGB1_RD_GMI_CNTL_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB 0x00d3
#define regDAGB1_RD_ADDR_DAGB_BASE_IDX 0
#define regDAGB1_RD_CGTT_CLK_CTRL 0x00d4
#define regDAGB1_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL 0x00d5
#define regDAGB1_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0 0x00d6
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0 0x00d7
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1 0x00d8
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1 0x00d9
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST2 0x00da
#define regDAGB1_RD_ADDR_DAGB_MAX_BURST2_BASE_IDX 0
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER2 0x00db
#define regDAGB1_RD_ADDR_DAGB_LAZY_TIMER2_BASE_IDX 0
#define regDAGB1_RD_VC0_CNTL 0x00dc
#define regDAGB1_RD_VC0_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC1_CNTL 0x00dd
#define regDAGB1_RD_VC1_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC2_CNTL 0x00de
#define regDAGB1_RD_VC2_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC3_CNTL 0x00df
#define regDAGB1_RD_VC3_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC4_CNTL 0x00e0
#define regDAGB1_RD_VC4_CNTL_BASE_IDX 0
#define regDAGB1_RD_VC5_CNTL 0x00e1
#define regDAGB1_RD_VC5_CNTL_BASE_IDX 0
#define regDAGB1_RD_IO_VC_CNTL 0x00e2
#define regDAGB1_RD_IO_VC_CNTL_BASE_IDX 0
#define regDAGB1_RD_GMI_VC_CNTL 0x00e3
#define regDAGB1_RD_GMI_VC_CNTL_BASE_IDX 0
#define regDAGB1_RD_CNTL_MISC 0x00e4
#define regDAGB1_RD_CNTL_MISC_BASE_IDX 0
#define regDAGB1_RD_TLB_CREDIT 0x00e5
#define regDAGB1_RD_TLB_CREDIT_BASE_IDX 0
#define regDAGB1_RD_RDRET_CREDIT_CNTL 0x00e6
#define regDAGB1_RD_RDRET_CREDIT_CNTL_BASE_IDX 0
#define regDAGB1_RD_RDRET_CREDIT_CNTL2 0x00e7
#define regDAGB1_RD_RDRET_CREDIT_CNTL2_BASE_IDX 0
#define regDAGB1_RDCLI_ASK_PENDING 0x00e8
#define regDAGB1_RDCLI_ASK_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_GO_PENDING 0x00e9
#define regDAGB1_RDCLI_GO_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_GBLSEND_PENDING 0x00ea
#define regDAGB1_RDCLI_GBLSEND_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_TLB_PENDING 0x00eb
#define regDAGB1_RDCLI_TLB_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_OARB_PENDING 0x00ec
#define regDAGB1_RDCLI_OARB_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_ASK2ARB_PENDING 0x00ed
#define regDAGB1_RDCLI_ASK2ARB_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_ASK2DF_PENDING 0x00ee
#define regDAGB1_RDCLI_ASK2DF_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_OSD_PENDING 0x00ef
#define regDAGB1_RDCLI_OSD_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_ASK_OSD_PENDING 0x00f0
#define regDAGB1_RDCLI_ASK_OSD_PENDING_BASE_IDX 0
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE 0x00f1
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_BASE_IDX 0
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE 0x00f2
#define regDAGB1_RDCLI_NOALLOC_OVERRIDE_VALUE_BASE_IDX 0
#define regDAGB1_DAGB_DLY 0x00f3
#define regDAGB1_DAGB_DLY_BASE_IDX 0
#define regDAGB1_CNTL_MISC 0x00f4
#define regDAGB1_CNTL_MISC_BASE_IDX 0
#define regDAGB1_CNTL_MISC2 0x00f5
#define regDAGB1_CNTL_MISC2_BASE_IDX 0
#define regDAGB1_FIFO_EMPTY 0x00f6
#define regDAGB1_FIFO_EMPTY_BASE_IDX 0
#define regDAGB1_FIFO_FULL 0x00f7
#define regDAGB1_FIFO_FULL_BASE_IDX 0
#define regDAGB1_RD_CREDITS_FULL 0x00f8
#define regDAGB1_RD_CREDITS_FULL_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_LO 0x00f9
#define regDAGB1_PERFCOUNTER_LO_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_HI 0x00fa
#define regDAGB1_PERFCOUNTER_HI_BASE_IDX 0
#define regDAGB1_PERFCOUNTER0_CFG 0x00fb
#define regDAGB1_PERFCOUNTER0_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER1_CFG 0x00fc
#define regDAGB1_PERFCOUNTER1_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER2_CFG 0x00fd
#define regDAGB1_PERFCOUNTER2_CFG_BASE_IDX 0
#define regDAGB1_PERFCOUNTER_RSLT_CNTL 0x00fe
#define regDAGB1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regDAGB1_L1TLB_REG_RW 0x00ff
#define regDAGB1_L1TLB_REG_RW_BASE_IDX 0
#define regDAGB1_RESERVE1 0x0100
#define regDAGB1_RESERVE1_BASE_IDX 0
#define regDAGB1_RESERVE2 0x0101
#define regDAGB1_RESERVE2_BASE_IDX 0
#define regDAGB1_RESERVE3 0x0102
#define regDAGB1_RESERVE3_BASE_IDX 0
#define regDAGB1_RESERVE4 0x0103
#define regDAGB1_RESERVE4_BASE_IDX 0
#define regDAGB1_SDP_RD_BW_CNTL 0x0104
#define regDAGB1_SDP_RD_BW_CNTL_BASE_IDX 0
#define regDAGB1_SDP_PRIORITY_OVERRIDE 0x0105
#define regDAGB1_SDP_PRIORITY_OVERRIDE_BASE_IDX 0
#define regDAGB1_SDP_RD_PRIORITY 0x0106
#define regDAGB1_SDP_RD_PRIORITY_BASE_IDX 0
#define regDAGB1_SDP_RD_CLI2SDP_VC_MAP 0x0107
#define regDAGB1_SDP_RD_CLI2SDP_VC_MAP_BASE_IDX 0
#define regDAGB1_SDP_ENABLE 0x0108
#define regDAGB1_SDP_ENABLE_BASE_IDX 0
#define regDAGB1_SDP_CREDITS 0x0109
#define regDAGB1_SDP_CREDITS_BASE_IDX 0
#define regDAGB1_SDP_TAG_RESERVE0 0x010a
#define regDAGB1_SDP_TAG_RESERVE0_BASE_IDX 0
#define regDAGB1_SDP_TAG_RESERVE1 0x010b
#define regDAGB1_SDP_TAG_RESERVE1_BASE_IDX 0
#define regDAGB1_SDP_VCC_RESERVE0 0x010c
#define regDAGB1_SDP_VCC_RESERVE0_BASE_IDX 0
#define regDAGB1_SDP_VCC_RESERVE1 0x010d
#define regDAGB1_SDP_VCC_RESERVE1_BASE_IDX 0
#define regDAGB1_SDP_ERR_STATUS 0x010e
#define regDAGB1_SDP_ERR_STATUS_BASE_IDX 0
#define regDAGB1_SDP_REQ_CNTL 0x010f
#define regDAGB1_SDP_REQ_CNTL_BASE_IDX 0
#define regDAGB1_SDP_MISC_AON 0x0110
#define regDAGB1_SDP_MISC_AON_BASE_IDX 0
#define regDAGB1_SDP_MISC 0x0111
#define regDAGB1_SDP_MISC_BASE_IDX 0
#define regDAGB1_SDP_MISC2 0x0112
#define regDAGB1_SDP_MISC2_BASE_IDX 0
#define regDAGB1_SDP_ARB_CNTL0 0x0114
#define regDAGB1_SDP_ARB_CNTL0_BASE_IDX 0
#define regDAGB1_SDP_ARB_CNTL1 0x0115
#define regDAGB1_SDP_ARB_CNTL1_BASE_IDX 0
#define regDAGB1_SDP_CGTT_CLK_CTRL 0x0116
#define regDAGB1_SDP_CGTT_CLK_CTRL_BASE_IDX 0
#define regDAGB1_SDP_LATENCY_SAMPLING 0x0117
#define regDAGB1_SDP_LATENCY_SAMPLING_BASE_IDX 0
// addressBlock: mmhub_pctldec
// base address: 0x68e00
#define regPCTL_CTRL 0x0380
#define regPCTL_CTRL_BASE_IDX 0
#define regPCTL_MMHUB_DEEPSLEEP_IB 0x0381
#define regPCTL_MMHUB_DEEPSLEEP_IB_BASE_IDX 0
#define regPCTL_MMHUB_DEEPSLEEP_OVERRIDE 0x0382
#define regPCTL_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX 0
#define regPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB 0x0383
#define regPCTL_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX 0
#define regPCTL_PG_IGNORE_DEEPSLEEP 0x0384
#define regPCTL_PG_IGNORE_DEEPSLEEP_BASE_IDX 0
#define regPCTL_PG_IGNORE_DEEPSLEEP_IB 0x0385
#define regPCTL_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX 0
#define regPCTL_SLICE0_CFG_DAGB_WRBUSY 0x0386
#define regPCTL_SLICE0_CFG_DAGB_WRBUSY_BASE_IDX 0
#define regPCTL_SLICE0_CFG_DAGB_RDBUSY 0x0387
#define regPCTL_SLICE0_CFG_DAGB_RDBUSY_BASE_IDX 0
#define regPCTL_SLICE0_CFG_DS_ALLOW 0x0388
#define regPCTL_SLICE0_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL_SLICE0_CFG_DS_ALLOW_IB 0x0389
#define regPCTL_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL_SLICE1_CFG_DAGB_WRBUSY 0x038a
#define regPCTL_SLICE1_CFG_DAGB_WRBUSY_BASE_IDX 0
#define regPCTL_SLICE1_CFG_DAGB_RDBUSY 0x038b
#define regPCTL_SLICE1_CFG_DAGB_RDBUSY_BASE_IDX 0
#define regPCTL_SLICE1_CFG_DS_ALLOW 0x038c
#define regPCTL_SLICE1_CFG_DS_ALLOW_BASE_IDX 0
#define regPCTL_SLICE1_CFG_DS_ALLOW_IB 0x038d
#define regPCTL_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX 0
#define regPCTL_UTCL2_MISC 0x038e
#define regPCTL_UTCL2_MISC_BASE_IDX 0
#define regPCTL_SLICE0_MISC 0x038f
#define regPCTL_SLICE0_MISC_BASE_IDX 0
#define regPCTL_SLICE1_MISC 0x0390
#define regPCTL_SLICE1_MISC_BASE_IDX 0
#define regPCTL_RENG_CTRL 0x0391
#define regPCTL_RENG_CTRL_BASE_IDX 0
#define regPCTL_UTCL2_RENG_EXECUTE 0x0392
#define regPCTL_UTCL2_RENG_EXECUTE_BASE_IDX 0
#define regPCTL_SLICE0_RENG_EXECUTE 0x0393
#define regPCTL_SLICE0_RENG_EXECUTE_BASE_IDX 0
#define regPCTL_SLICE1_RENG_EXECUTE 0x0394
#define regPCTL_SLICE1_RENG_EXECUTE_BASE_IDX 0
#define regPCTL_UTCL2_RENG_RAM_INDEX 0x0395
#define regPCTL_UTCL2_RENG_RAM_INDEX_BASE_IDX 0
#define regPCTL_UTCL2_RENG_RAM_DATA 0x0396
#define regPCTL_UTCL2_RENG_RAM_DATA_BASE_IDX 0
#define regPCTL_SLICE0_RENG_RAM_INDEX 0x0397
#define regPCTL_SLICE0_RENG_RAM_INDEX_BASE_IDX 0
#define regPCTL_SLICE0_RENG_RAM_DATA 0x0398
#define regPCTL_SLICE0_RENG_RAM_DATA_BASE_IDX 0
#define regPCTL_SLICE1_RENG_RAM_INDEX 0x0399
#define regPCTL_SLICE1_RENG_RAM_INDEX_BASE_IDX 0
#define regPCTL_SLICE1_RENG_RAM_DATA 0x039a
#define regPCTL_SLICE1_RENG_RAM_DATA_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0 0x039b
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1 0x039c
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2 0x039d
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3 0x039e
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4 0x039f
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0 0x03a0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX 0
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1 0x03a1
#define regPCTL_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0 0x03a2
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1 0x03a3
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2 0x03a4
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3 0x03a5
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4 0x03a6
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0 0x03a7
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX 0
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1 0x03a8
#define regPCTL_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0 0x03a9
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1 0x03aa
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2 0x03ab
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3 0x03ac
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4 0x03ad
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0 0x03ae
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX 0
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1 0x03af
#define regPCTL_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX 0
#define regPCTL_STATUS 0x03b0
#define regPCTL_STATUS_BASE_IDX 0
#define regPCTL_PERFCOUNTER_LO 0x03b1
#define regPCTL_PERFCOUNTER_LO_BASE_IDX 0
#define regPCTL_PERFCOUNTER_HI 0x03b2
#define regPCTL_PERFCOUNTER_HI_BASE_IDX 0
#define regPCTL_PERFCOUNTER0_CFG 0x03b3
#define regPCTL_PERFCOUNTER0_CFG_BASE_IDX 0
#define regPCTL_PERFCOUNTER1_CFG 0x03b4
#define regPCTL_PERFCOUNTER1_CFG_BASE_IDX 0
#define regPCTL_PERFCOUNTER_RSLT_CNTL 0x03b5
#define regPCTL_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regPCTL_RESERVED_0 0x03b6
#define regPCTL_RESERVED_0_BASE_IDX 0
#define regPCTL_RESERVED_1 0x03b7
#define regPCTL_RESERVED_1_BASE_IDX 0
#define regPCTL_RESERVED_2 0x03b8
#define regPCTL_RESERVED_2_BASE_IDX 0
#define regPCTL_RESERVED_3 0x03b9
#define regPCTL_RESERVED_3_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1pfdec
// base address: 0x69600
#define regMMMC_VM_MX_L1_TLB0_STATUS 0x0586
#define regMMMC_VM_MX_L1_TLB0_STATUS_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB1_STATUS 0x0587
#define regMMMC_VM_MX_L1_TLB1_STATUS_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB2_STATUS 0x0588
#define regMMMC_VM_MX_L1_TLB2_STATUS_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB3_STATUS 0x0589
#define regMMMC_VM_MX_L1_TLB3_STATUS_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB4_STATUS 0x058a
#define regMMMC_VM_MX_L1_TLB4_STATUS_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB5_STATUS 0x058b
#define regMMMC_VM_MX_L1_TLB5_STATUS_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1pldec
// base address: 0x69670
#define regMMMC_VM_MX_L1_PERFCOUNTER0_CFG 0x059c
#define regMMMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMMC_VM_MX_L1_PERFCOUNTER1_CFG 0x059d
#define regMMMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMMC_VM_MX_L1_PERFCOUNTER2_CFG 0x059e
#define regMMMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX 0
#define regMMMC_VM_MX_L1_PERFCOUNTER3_CFG 0x059f
#define regMMMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX 0
#define regMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL 0x05a0
#define regMMMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: mmhub_l1tlb_mmvml1prdec
// base address: 0x69690
#define regMMMC_VM_MX_L1_PERFCOUNTER_LO 0x05a4
#define regMMMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX 0
#define regMMMC_VM_MX_L1_PERFCOUNTER_HI 0x05a5
#define regMMMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2pfdec
// base address: 0x69a00
#define regMMVM_L2_CNTL 0x0680
#define regMMVM_L2_CNTL_BASE_IDX 0
#define regMMVM_L2_CNTL2 0x0681
#define regMMVM_L2_CNTL2_BASE_IDX 0
#define regMMVM_L2_CNTL3 0x0682
#define regMMVM_L2_CNTL3_BASE_IDX 0
#define regMMVM_L2_STATUS 0x0683
#define regMMVM_L2_STATUS_BASE_IDX 0
#define regMMVM_DUMMY_PAGE_FAULT_CNTL 0x0684
#define regMMVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX 0
#define regMMVM_DUMMY_PAGE_FAULT_ADDR_LO32 0x0685
#define regMMVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX 0
#define regMMVM_DUMMY_PAGE_FAULT_ADDR_HI32 0x0686
#define regMMVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_CNTL 0x0687
#define regMMVM_INVALIDATE_CNTL_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_CNTL 0x0688
#define regMMVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_CNTL2 0x0689
#define regMMVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_MM_CNTL3 0x068a
#define regMMVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_MM_CNTL4 0x068b
#define regMMVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_STATUS 0x068c
#define regMMVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_ADDR_LO32 0x068d
#define regMMVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_ADDR_HI32 0x068e
#define regMMVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 0x068f
#define regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX 0
#define regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 0x0690
#define regMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX 0
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 0x0692
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX 0
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 0x0693
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX 0
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 0x0694
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX 0
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 0x0695
#define regMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX 0
#define regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 0x0696
#define regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX 0
#define regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 0x0697
#define regMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX 0
#define regMMVM_L2_CNTL4 0x0698
#define regMMVM_L2_CNTL4_BASE_IDX 0
#define regMMVM_L2_MM_GROUP_RT_CLASSES 0x0699
#define regMMVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX 0
#define regMMVM_L2_BANK_SELECT_RESERVED_CID 0x069a
#define regMMVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX 0
#define regMMVM_L2_BANK_SELECT_RESERVED_CID2 0x069b
#define regMMVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX 0
#define regMMVM_L2_CACHE_PARITY_CNTL 0x069c
#define regMMVM_L2_CACHE_PARITY_CNTL_BASE_IDX 0
#define regMMVM_L2_CGTT_CLK_CTRL 0x069d
#define regMMVM_L2_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMVM_L2_CNTL5 0x069e
#define regMMVM_L2_CNTL5_BASE_IDX 0
#define regMMVM_L2_GCR_CNTL 0x069f
#define regMMVM_L2_GCR_CNTL_BASE_IDX 0
#define regMMVM_L2_CGTT_BUSY_CTRL 0x06a0
#define regMMVM_L2_CGTT_BUSY_CTRL_BASE_IDX 0
#define regMMVM_L2_PTE_CACHE_DUMP_CNTL 0x06a1
#define regMMVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX 0
#define regMMVM_L2_PTE_CACHE_DUMP_READ 0x06a2
#define regMMVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX 0
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO 0x06a5
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX 0
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI 0x06a6
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX 0
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO 0x06a7
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX 0
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI 0x06a8
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX 0
#define regMMVM_L2_BANK_SELECT_MASKS 0x06a9
#define regMMVM_L2_BANK_SELECT_MASKS_BASE_IDX 0
#define regMMUTCL2_CREDIT_SAFETY_GROUP_RET_CDC 0x06aa
#define regMMUTCL2_CREDIT_SAFETY_GROUP_RET_CDC_BASE_IDX 0
#define regMMUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC 0x06ab
#define regMMUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC_BASE_IDX 0
#define regMMUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC 0x06ac
#define regMMUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC_BASE_IDX 0
#define regMMVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT 0x06ad
#define regMMVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT_BASE_IDX 0
#define regMMVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ 0x06ae
#define regMMVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2vcdec
// base address: 0x69b00
#define regMMVM_CONTEXT0_CNTL 0x06c0
#define regMMVM_CONTEXT0_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT1_CNTL 0x06c1
#define regMMVM_CONTEXT1_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT2_CNTL 0x06c2
#define regMMVM_CONTEXT2_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT3_CNTL 0x06c3
#define regMMVM_CONTEXT3_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT4_CNTL 0x06c4
#define regMMVM_CONTEXT4_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT5_CNTL 0x06c5
#define regMMVM_CONTEXT5_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT6_CNTL 0x06c6
#define regMMVM_CONTEXT6_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT7_CNTL 0x06c7
#define regMMVM_CONTEXT7_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT8_CNTL 0x06c8
#define regMMVM_CONTEXT8_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT9_CNTL 0x06c9
#define regMMVM_CONTEXT9_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT10_CNTL 0x06ca
#define regMMVM_CONTEXT10_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT11_CNTL 0x06cb
#define regMMVM_CONTEXT11_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT12_CNTL 0x06cc
#define regMMVM_CONTEXT12_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT13_CNTL 0x06cd
#define regMMVM_CONTEXT13_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT14_CNTL 0x06ce
#define regMMVM_CONTEXT14_CNTL_BASE_IDX 0
#define regMMVM_CONTEXT15_CNTL 0x06cf
#define regMMVM_CONTEXT15_CNTL_BASE_IDX 0
#define regMMVM_CONTEXTS_DISABLE 0x06d0
#define regMMVM_CONTEXTS_DISABLE_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG0_SEM 0x06d1
#define regMMVM_INVALIDATE_ENG0_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG1_SEM 0x06d2
#define regMMVM_INVALIDATE_ENG1_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG2_SEM 0x06d3
#define regMMVM_INVALIDATE_ENG2_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG3_SEM 0x06d4
#define regMMVM_INVALIDATE_ENG3_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG4_SEM 0x06d5
#define regMMVM_INVALIDATE_ENG4_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG5_SEM 0x06d6
#define regMMVM_INVALIDATE_ENG5_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG6_SEM 0x06d7
#define regMMVM_INVALIDATE_ENG6_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG7_SEM 0x06d8
#define regMMVM_INVALIDATE_ENG7_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG8_SEM 0x06d9
#define regMMVM_INVALIDATE_ENG8_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG9_SEM 0x06da
#define regMMVM_INVALIDATE_ENG9_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG10_SEM 0x06db
#define regMMVM_INVALIDATE_ENG10_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG11_SEM 0x06dc
#define regMMVM_INVALIDATE_ENG11_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG12_SEM 0x06dd
#define regMMVM_INVALIDATE_ENG12_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG13_SEM 0x06de
#define regMMVM_INVALIDATE_ENG13_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG14_SEM 0x06df
#define regMMVM_INVALIDATE_ENG14_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG15_SEM 0x06e0
#define regMMVM_INVALIDATE_ENG15_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG16_SEM 0x06e1
#define regMMVM_INVALIDATE_ENG16_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG17_SEM 0x06e2
#define regMMVM_INVALIDATE_ENG17_SEM_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG0_REQ 0x06e3
#define regMMVM_INVALIDATE_ENG0_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG1_REQ 0x06e4
#define regMMVM_INVALIDATE_ENG1_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG2_REQ 0x06e5
#define regMMVM_INVALIDATE_ENG2_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG3_REQ 0x06e6
#define regMMVM_INVALIDATE_ENG3_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG4_REQ 0x06e7
#define regMMVM_INVALIDATE_ENG4_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG5_REQ 0x06e8
#define regMMVM_INVALIDATE_ENG5_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG6_REQ 0x06e9
#define regMMVM_INVALIDATE_ENG6_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG7_REQ 0x06ea
#define regMMVM_INVALIDATE_ENG7_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG8_REQ 0x06eb
#define regMMVM_INVALIDATE_ENG8_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG9_REQ 0x06ec
#define regMMVM_INVALIDATE_ENG9_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG10_REQ 0x06ed
#define regMMVM_INVALIDATE_ENG10_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG11_REQ 0x06ee
#define regMMVM_INVALIDATE_ENG11_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG12_REQ 0x06ef
#define regMMVM_INVALIDATE_ENG12_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG13_REQ 0x06f0
#define regMMVM_INVALIDATE_ENG13_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG14_REQ 0x06f1
#define regMMVM_INVALIDATE_ENG14_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG15_REQ 0x06f2
#define regMMVM_INVALIDATE_ENG15_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG16_REQ 0x06f3
#define regMMVM_INVALIDATE_ENG16_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG17_REQ 0x06f4
#define regMMVM_INVALIDATE_ENG17_REQ_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG0_ACK 0x06f5
#define regMMVM_INVALIDATE_ENG0_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG1_ACK 0x06f6
#define regMMVM_INVALIDATE_ENG1_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG2_ACK 0x06f7
#define regMMVM_INVALIDATE_ENG2_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG3_ACK 0x06f8
#define regMMVM_INVALIDATE_ENG3_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG4_ACK 0x06f9
#define regMMVM_INVALIDATE_ENG4_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG5_ACK 0x06fa
#define regMMVM_INVALIDATE_ENG5_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG6_ACK 0x06fb
#define regMMVM_INVALIDATE_ENG6_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG7_ACK 0x06fc
#define regMMVM_INVALIDATE_ENG7_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG8_ACK 0x06fd
#define regMMVM_INVALIDATE_ENG8_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG9_ACK 0x06fe
#define regMMVM_INVALIDATE_ENG9_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG10_ACK 0x06ff
#define regMMVM_INVALIDATE_ENG10_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG11_ACK 0x0700
#define regMMVM_INVALIDATE_ENG11_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG12_ACK 0x0701
#define regMMVM_INVALIDATE_ENG12_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG13_ACK 0x0702
#define regMMVM_INVALIDATE_ENG13_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG14_ACK 0x0703
#define regMMVM_INVALIDATE_ENG14_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG15_ACK 0x0704
#define regMMVM_INVALIDATE_ENG15_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG16_ACK 0x0705
#define regMMVM_INVALIDATE_ENG16_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG17_ACK 0x0706
#define regMMVM_INVALIDATE_ENG17_ACK_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 0x0707
#define regMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 0x0708
#define regMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 0x0709
#define regMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 0x070a
#define regMMVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 0x070b
#define regMMVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 0x070c
#define regMMVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 0x070d
#define regMMVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 0x070e
#define regMMVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 0x070f
#define regMMVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 0x0710
#define regMMVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 0x0711
#define regMMVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 0x0712
#define regMMVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 0x0713
#define regMMVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 0x0714
#define regMMVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 0x0715
#define regMMVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 0x0716
#define regMMVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 0x0717
#define regMMVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 0x0718
#define regMMVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 0x0719
#define regMMVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 0x071a
#define regMMVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 0x071b
#define regMMVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 0x071c
#define regMMVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 0x071d
#define regMMVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 0x071e
#define regMMVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 0x071f
#define regMMVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 0x0720
#define regMMVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 0x0721
#define regMMVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 0x0722
#define regMMVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 0x0723
#define regMMVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 0x0724
#define regMMVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 0x0725
#define regMMVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 0x0726
#define regMMVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 0x0727
#define regMMVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 0x0728
#define regMMVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 0x0729
#define regMMVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX 0
#define regMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 0x072a
#define regMMVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0x072b
#define regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0x072c
#define regMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0x072d
#define regMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0x072e
#define regMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0x072f
#define regMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0x0730
#define regMMVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0x0731
#define regMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0x0732
#define regMMVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0x0733
#define regMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0x0734
#define regMMVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0x0735
#define regMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0x0736
#define regMMVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0x0737
#define regMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0x0738
#define regMMVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0x0739
#define regMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0x073a
#define regMMVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0x073b
#define regMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0x073c
#define regMMVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0x073d
#define regMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0x073e
#define regMMVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0x073f
#define regMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0x0740
#define regMMVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0x0741
#define regMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0x0742
#define regMMVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0x0743
#define regMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0x0744
#define regMMVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0x0745
#define regMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0x0746
#define regMMVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0x0747
#define regMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0x0748
#define regMMVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0x0749
#define regMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0x074a
#define regMMVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0x074b
#define regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0x074c
#define regMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0x074d
#define regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0x074e
#define regMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0x074f
#define regMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0x0750
#define regMMVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0x0751
#define regMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0x0752
#define regMMVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0x0753
#define regMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0x0754
#define regMMVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0x0755
#define regMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0x0756
#define regMMVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0x0757
#define regMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0x0758
#define regMMVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0x0759
#define regMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0x075a
#define regMMVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0x075b
#define regMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0x075c
#define regMMVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0x075d
#define regMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0x075e
#define regMMVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0x075f
#define regMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0x0760
#define regMMVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0x0761
#define regMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0x0762
#define regMMVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0x0763
#define regMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0x0764
#define regMMVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0x0765
#define regMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0x0766
#define regMMVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0x0767
#define regMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0x0768
#define regMMVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0x0769
#define regMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0x076a
#define regMMVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0x076b
#define regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0x076c
#define regMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0x076d
#define regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0x076e
#define regMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0x076f
#define regMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0x0770
#define regMMVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0x0771
#define regMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0x0772
#define regMMVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0x0773
#define regMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0x0774
#define regMMVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0x0775
#define regMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0x0776
#define regMMVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0x0777
#define regMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0x0778
#define regMMVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0x0779
#define regMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0x077a
#define regMMVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0x077b
#define regMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0x077c
#define regMMVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0x077d
#define regMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0x077e
#define regMMVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0x077f
#define regMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0x0780
#define regMMVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0x0781
#define regMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0x0782
#define regMMVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0x0783
#define regMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0x0784
#define regMMVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0x0785
#define regMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0x0786
#define regMMVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0x0787
#define regMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0x0788
#define regMMVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0x0789
#define regMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX 0
#define regMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0x078a
#define regMMVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX 0
#define regMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x078b
#define regMMVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x078c
#define regMMVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x078d
#define regMMVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x078e
#define regMMVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x078f
#define regMMVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0790
#define regMMVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0791
#define regMMVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0792
#define regMMVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0793
#define regMMVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0794
#define regMMVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0795
#define regMMVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0796
#define regMMVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0797
#define regMMVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0798
#define regMMVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x0799
#define regMMVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x079a
#define regMMVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
#define regMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES 0x079b
#define regMMVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2pldec
// base address: 0x69e90
#define regMMMC_VM_L2_PERFCOUNTER0_CFG 0x07a4
#define regMMMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER1_CFG 0x07a5
#define regMMMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER2_CFG 0x07a6
#define regMMMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER3_CFG 0x07a7
#define regMMMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER4_CFG 0x07a8
#define regMMMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER5_CFG 0x07a9
#define regMMMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER6_CFG 0x07aa
#define regMMMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER7_CFG 0x07ab
#define regMMMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL 0x07ac
#define regMMMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER0_CFG 0x07ad
#define regMMUTCL2_PERFCOUNTER0_CFG_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER1_CFG 0x07ae
#define regMMUTCL2_PERFCOUNTER1_CFG_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER2_CFG 0x07af
#define regMMUTCL2_PERFCOUNTER2_CFG_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER3_CFG 0x07b0
#define regMMUTCL2_PERFCOUNTER3_CFG_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER_RSLT_CNTL 0x07b1
#define regMMUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2prdec
// base address: 0x69ee0
#define regMMMC_VM_L2_PERFCOUNTER_LO 0x07b8
#define regMMMC_VM_L2_PERFCOUNTER_LO_BASE_IDX 0
#define regMMMC_VM_L2_PERFCOUNTER_HI 0x07b9
#define regMMMC_VM_L2_PERFCOUNTER_HI_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER_LO 0x07ba
#define regMMUTCL2_PERFCOUNTER_LO_BASE_IDX 0
#define regMMUTCL2_PERFCOUNTER_HI 0x07bb
#define regMMUTCL2_PERFCOUNTER_HI_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedhvdec
// base address: 0x69f30
#define regMMMC_VM_FB_SIZE_OFFSET_VF0 0x07cc
#define regMMMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF1 0x07cd
#define regMMMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF2 0x07ce
#define regMMMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF3 0x07cf
#define regMMMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF4 0x07d0
#define regMMMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF5 0x07d1
#define regMMMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF6 0x07d2
#define regMMMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF7 0x07d3
#define regMMMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF8 0x07d4
#define regMMMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF9 0x07d5
#define regMMMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF10 0x07d6
#define regMMMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF11 0x07d7
#define regMMMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF12 0x07d8
#define regMMMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF13 0x07d9
#define regMMMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF14 0x07da
#define regMMMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX 0
#define regMMMC_VM_FB_SIZE_OFFSET_VF15 0x07db
#define regMMMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedpfdec
// base address: 0x6a140
#define regMMMC_VM_FB_OFFSET 0x0857
#define regMMMC_VM_FB_OFFSET_BASE_IDX 0
#define regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB 0x0858
#define regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX 0
#define regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB 0x0859
#define regMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX 0
#define regMMMC_VM_STEERING 0x085a
#define regMMMC_VM_STEERING_BASE_IDX 0
#define regMMMC_MEM_POWER_LS 0x085c
#define regMMMC_MEM_POWER_LS_BASE_IDX 0
#define regMMMC_VM_CACHEABLE_DRAM_ADDRESS_START 0x085d
#define regMMMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX 0
#define regMMMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x085e
#define regMMMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX 0
#define regMMMC_VM_LOCAL_SYSMEM_ADDRESS_START 0x085f
#define regMMMC_VM_LOCAL_SYSMEM_ADDRESS_START_BASE_IDX 0
#define regMMMC_VM_LOCAL_SYSMEM_ADDRESS_END 0x0860
#define regMMMC_VM_LOCAL_SYSMEM_ADDRESS_END_BASE_IDX 0
#define regMMMC_VM_APT_CNTL 0x0861
#define regMMMC_VM_APT_CNTL_BASE_IDX 0
#define regMMMC_VM_LOCAL_FB_ADDRESS_START 0x0862
#define regMMMC_VM_LOCAL_FB_ADDRESS_START_BASE_IDX 0
#define regMMMC_VM_LOCAL_FB_ADDRESS_END 0x0863
#define regMMMC_VM_LOCAL_FB_ADDRESS_END_BASE_IDX 0
#define regMMMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL 0x0864
#define regMMMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL_BASE_IDX 0
#define regMMUTCL2_CGTT_CLK_CTRL 0x0865
#define regMMUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
#define regMMUTCL2_CGTT_BUSY_CTRL 0x0867
#define regMMUTCL2_CGTT_BUSY_CTRL_BASE_IDX 0
#define regMMMC_VM_FB_NOALLOC_CNTL 0x0868
#define regMMMC_VM_FB_NOALLOC_CNTL_BASE_IDX 0
#define regMMUTCL2_HARVEST_BYPASS_GROUPS 0x0869
#define regMMUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX 0
#define regMMUTCL2_GROUP_RET_FAULT_STATUS 0x086b
#define regMMUTCL2_GROUP_RET_FAULT_STATUS_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvmsharedvcdec
// base address: 0x6a1b0
#define regMMMC_VM_FB_LOCATION_BASE 0x086c
#define regMMMC_VM_FB_LOCATION_BASE_BASE_IDX 0
#define regMMMC_VM_FB_LOCATION_TOP 0x086d
#define regMMMC_VM_FB_LOCATION_TOP_BASE_IDX 0
#define regMMMC_VM_AGP_TOP 0x086e
#define regMMMC_VM_AGP_TOP_BASE_IDX 0
#define regMMMC_VM_AGP_BOT 0x086f
#define regMMMC_VM_AGP_BOT_BASE_IDX 0
#define regMMMC_VM_AGP_BASE 0x0870
#define regMMMC_VM_AGP_BASE_BASE_IDX 0
#define regMMMC_VM_SYSTEM_APERTURE_LOW_ADDR 0x0871
#define regMMMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX 0
#define regMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x0872
#define regMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX 0
#define regMMMC_VM_MX_L1_TLB_CNTL 0x0873
#define regMMMC_VM_MX_L1_TLB_CNTL_BASE_IDX 0
// addressBlock: mmhub_mmutcl2_mmvml2pspdec
// base address: 0x6a850
#define regMMUTCL2_TRANSLATION_BYPASS_BY_VMID 0x0a14
#define regMMUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX 0
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL 0x0a17
#define regMMUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL_BASE_IDX 0
#define regMMUTC_TRANSLATION_FAULT_CNTL0 0x0a1a
#define regMMUTC_TRANSLATION_FAULT_CNTL0_BASE_IDX 0
#define regMMUTC_TRANSLATION_FAULT_CNTL1 0x0a1b
#define regMMUTC_TRANSLATION_FAULT_CNTL1_BASE_IDX 0
#endif
|