blob: 99e9deb361b6eae734887bb1ef478efbd6b71215 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
|
<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="https://gitlab.freedesktop.org/freedreno/ rules-fd.xsd">
<import file="freedreno_copyright.xml"/>
<domain name="DSI_20nm_PHY" width="32">
<array offset="0x00000" name="LN" length="4" stride="0x40">
<reg32 offset="0x00" name="CFG_0"/>
<reg32 offset="0x04" name="CFG_1"/>
<reg32 offset="0x08" name="CFG_2"/>
<reg32 offset="0x0c" name="CFG_3"/>
<reg32 offset="0x10" name="CFG_4"/>
<reg32 offset="0x14" name="TEST_DATAPATH"/>
<reg32 offset="0x18" name="DEBUG_SEL"/>
<reg32 offset="0x1c" name="TEST_STR_0"/>
<reg32 offset="0x20" name="TEST_STR_1"/>
</array>
<reg32 offset="0x00100" name="LNCK_CFG_0"/>
<reg32 offset="0x00104" name="LNCK_CFG_1"/>
<reg32 offset="0x00108" name="LNCK_CFG_2"/>
<reg32 offset="0x0010c" name="LNCK_CFG_3"/>
<reg32 offset="0x00110" name="LNCK_CFG_4"/>
<reg32 offset="0x00114" name="LNCK_TEST_DATAPATH"/>
<reg32 offset="0x00118" name="LNCK_DEBUG_SEL"/>
<reg32 offset="0x0011c" name="LNCK_TEST_STR0"/>
<reg32 offset="0x00120" name="LNCK_TEST_STR1"/>
<reg32 offset="0x00140" name="TIMING_CTRL_0">
<bitfield name="CLK_ZERO" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00144" name="TIMING_CTRL_1">
<bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00148" name="TIMING_CTRL_2">
<bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x0014c" name="TIMING_CTRL_3">
<bitfield name="CLK_ZERO_8" pos="0" type="boolean"/>
</reg32>
<reg32 offset="0x00150" name="TIMING_CTRL_4">
<bitfield name="HS_EXIT" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00154" name="TIMING_CTRL_5">
<bitfield name="HS_ZERO" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00158" name="TIMING_CTRL_6">
<bitfield name="HS_PREPARE" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x0015c" name="TIMING_CTRL_7">
<bitfield name="HS_TRAIL" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00160" name="TIMING_CTRL_8">
<bitfield name="HS_RQST" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00164" name="TIMING_CTRL_9">
<bitfield name="TA_GO" low="0" high="2" type="uint"/>
<bitfield name="TA_SURE" low="4" high="6" type="uint"/>
</reg32>
<reg32 offset="0x00168" name="TIMING_CTRL_10">
<bitfield name="TA_GET" low="0" high="2" type="uint"/>
</reg32>
<reg32 offset="0x0016c" name="TIMING_CTRL_11">
<bitfield name="TRIG3_CMD" low="0" high="7" type="uint"/>
</reg32>
<reg32 offset="0x00170" name="CTRL_0"/>
<reg32 offset="0x00174" name="CTRL_1"/>
<reg32 offset="0x00178" name="CTRL_2"/>
<reg32 offset="0x0017c" name="CTRL_3"/>
<reg32 offset="0x00180" name="CTRL_4"/>
<reg32 offset="0x00184" name="STRENGTH_0"/>
<reg32 offset="0x00188" name="STRENGTH_1"/>
<reg32 offset="0x001b4" name="BIST_CTRL_0"/>
<reg32 offset="0x001b8" name="BIST_CTRL_1"/>
<reg32 offset="0x001bc" name="BIST_CTRL_2"/>
<reg32 offset="0x001c0" name="BIST_CTRL_3"/>
<reg32 offset="0x001c4" name="BIST_CTRL_4"/>
<reg32 offset="0x001c8" name="BIST_CTRL_5"/>
<reg32 offset="0x001d4" name="GLBL_TEST_CTRL">
<bitfield name="BITCLK_HS_SEL" pos="0" type="boolean"/>
</reg32>
<reg32 offset="0x001dc" name="LDO_CNTRL"/>
</domain>
<domain name="DSI_20nm_PHY_REGULATOR" width="32">
<reg32 offset="0x00000" name="CTRL_0"/>
<reg32 offset="0x00004" name="CTRL_1"/>
<reg32 offset="0x00008" name="CTRL_2"/>
<reg32 offset="0x0000c" name="CTRL_3"/>
<reg32 offset="0x00010" name="CTRL_4"/>
<reg32 offset="0x00014" name="CTRL_5"/>
<reg32 offset="0x00018" name="CAL_PWR_CFG"/>
</domain>
</database>
|
