drivers/gpu/drm/xe/xe_execlist_types.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2022 Intel Corporation
 */

#ifndef _XE_EXECLIST_TYPES_H_
#define _XE_EXECLIST_TYPES_H_

#include <linux/list.h>
#include <linux/spinlock.h>
#include <linux/workqueue.h>

#include "xe_exec_queue_types.h"

struct xe_hw_engine;
struct xe_execlist_exec_queue;

struct xe_execlist_port {
	struct xe_hw_engine *hwe;

	spinlock_t lock;

	struct list_head active[XE_EXEC_QUEUE_PRIORITY_COUNT];

	u32 last_ctx_id;

	struct xe_execlist_exec_queue *running_exl;

	struct timer_list irq_fail;
};

struct xe_execlist_exec_queue {
	struct xe_exec_queue *q;

	struct drm_gpu_scheduler sched;

	struct drm_sched_entity entity;

	struct xe_execlist_port *port;

	bool has_run;

	struct work_struct fini_async;

	enum xe_exec_queue_priority active_priority;
	struct list_head active_link;
};

#endif