blob: fef3120edd7c4622c8dcc239f0ccc5926f91f90a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2022 Davicom Semiconductor,Inc.
* Davicom DM9051 SPI Fast Ethernet Linux driver
*/
#ifndef _DM9051_H_
#define _DM9051_H_
#include <linux/bits.h>
#include <linux/netdevice.h>
#include <linux/types.h>
#define DM9051_ID 0x9051
#define DM9051_NCR 0x00
#define DM9051_NSR 0x01
#define DM9051_TCR 0x02
#define DM9051_RCR 0x05
#define DM9051_BPTR 0x08
#define DM9051_FCR 0x0A
#define DM9051_EPCR 0x0B
#define DM9051_EPAR 0x0C
#define DM9051_EPDRL 0x0D
#define DM9051_EPDRH 0x0E
#define DM9051_PAR 0x10
#define DM9051_MAR 0x16
#define DM9051_GPCR 0x1E
#define DM9051_GPR 0x1F
#define DM9051_VIDL 0x28
#define DM9051_VIDH 0x29
#define DM9051_PIDL 0x2A
#define DM9051_PIDH 0x2B
#define DM9051_SMCR 0x2F
#define DM9051_ATCR 0x30
#define DM9051_SPIBCR 0x38
#define DM9051_INTCR 0x39
#define DM9051_PPCR 0x3D
#define DM9051_MPCR 0x55
#define DM9051_LMCR 0x57
#define DM9051_MBNDRY 0x5E
#define DM9051_MRRL 0x74
#define DM9051_MRRH 0x75
#define DM9051_MWRL 0x7A
#define DM9051_MWRH 0x7B
#define DM9051_TXPLL 0x7C
#define DM9051_TXPLH 0x7D
#define DM9051_ISR 0x7E
#define DM9051_IMR 0x7F
#define DM_SPI_MRCMDX 0x70
#define DM_SPI_MRCMD 0x72
#define DM_SPI_MWCMD 0x78
#define DM_SPI_WR 0x80
/* dm9051 Ethernet controller registers bits
*/
/* 0x00 */
#define NCR_WAKEEN BIT(6)
#define NCR_FDX BIT(3)
#define NCR_RST BIT(0)
/* 0x01 */
#define NSR_SPEED BIT(7)
#define NSR_LINKST BIT(6)
#define NSR_WAKEST BIT(5)
#define NSR_TX2END BIT(3)
#define NSR_TX1END BIT(2)
/* 0x02 */
#define TCR_DIS_JABBER_TIMER BIT(6) /* for Jabber Packet support */
#define TCR_TXREQ BIT(0)
/* 0x05 */
#define RCR_DIS_WATCHDOG_TIMER BIT(6) /* for Jabber Packet support */
#define RCR_DIS_LONG BIT(5)
#define RCR_DIS_CRC BIT(4)
#define RCR_ALL BIT(3)
#define RCR_PRMSC BIT(1)
#define RCR_RXEN BIT(0)
#define RCR_RX_DISABLE (RCR_DIS_LONG | RCR_DIS_CRC)
/* 0x06 */
#define RSR_RF BIT(7)
#define RSR_MF BIT(6)
#define RSR_LCS BIT(5)
#define RSR_RWTO BIT(4)
#define RSR_PLE BIT(3)
#define RSR_AE BIT(2)
#define RSR_CE BIT(1)
#define RSR_FOE BIT(0)
#define RSR_ERR_BITS (RSR_RF | RSR_LCS | RSR_RWTO | RSR_PLE | \
RSR_AE | RSR_CE | RSR_FOE)
/* 0x0A */
#define FCR_TXPEN BIT(5)
#define FCR_BKPM BIT(3)
#define FCR_FLCE BIT(0)
#define FCR_RXTX_BITS (FCR_TXPEN | FCR_BKPM | FCR_FLCE)
/* 0x0B */
#define EPCR_WEP BIT(4)
#define EPCR_EPOS BIT(3)
#define EPCR_ERPRR BIT(2)
#define EPCR_ERPRW BIT(1)
#define EPCR_ERRE BIT(0)
/* 0x1E */
#define GPCR_GEP_CNTL BIT(0)
/* 0x1F */
#define GPR_PHY_OFF BIT(0)
/* 0x30 */
#define ATCR_AUTO_TX BIT(7)
/* 0x39 */
#define INTCR_POL_LOW (1 << 0)
#define INTCR_POL_HIGH (0 << 0)
/* 0x3D */
/* Pause Packet Control Register - default = 1 */
#define PPCR_PAUSE_COUNT 0x08
/* 0x55 */
#define MPCR_RSTTX BIT(1)
#define MPCR_RSTRX BIT(0)
/* 0x57 */
/* LEDMode Control Register - LEDMode1 */
/* Value 0x81 : bit[7] = 1, bit[2] = 0, bit[1:0] = 01b */
#define LMCR_NEWMOD BIT(7)
#define LMCR_TYPED1 BIT(1)
#define LMCR_TYPED0 BIT(0)
#define LMCR_MODE1 (LMCR_NEWMOD | LMCR_TYPED0)
/* 0x5E */
#define MBNDRY_BYTE BIT(7)
/* 0xFE */
#define ISR_MBS BIT(7)
#define ISR_LNKCHG BIT(5)
#define ISR_ROOS BIT(3)
#define ISR_ROS BIT(2)
#define ISR_PTS BIT(1)
#define ISR_PRS BIT(0)
#define ISR_CLR_INT (ISR_LNKCHG | ISR_ROOS | ISR_ROS | \
ISR_PTS | ISR_PRS)
#define ISR_STOP_MRCMD (ISR_MBS)
/* 0xFF */
#define IMR_PAR BIT(7)
#define IMR_LNKCHGI BIT(5)
#define IMR_PTM BIT(1)
#define IMR_PRM BIT(0)
/* Const
*/
#define DM9051_PHY_ADDR 1 /* PHY id */
#define DM9051_PHY 0x40 /* PHY address 0x01 */
#define DM9051_PKT_RDY 0x01 /* Packet ready to receive */
#define DM9051_PKT_MAX 1536 /* Received packet max size */
#define DM9051_TX_QUE_HI_WATER 50
#define DM9051_TX_QUE_LO_WATER 25
#define DM_EEPROM_MAGIC 0x9051
#define DM_RXHDR_SIZE sizeof(struct dm9051_rxhdr)
static inline struct board_info *to_dm9051_board(struct net_device *ndev)
{
return netdev_priv(ndev);
}
#endif /* _DM9051_H_ */
|
