summaryrefslogtreecommitdiffstats
path: root/drivers/nvmem/sec-qfprom.c
blob: 19799b3fe00aad518f734a65f1b0069547b91e7d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#include <linux/firmware/qcom/qcom_scm.h>
#include <linux/mod_devicetable.h>
#include <linux/nvmem-provider.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>

/**
 * struct sec_qfprom - structure holding secure qfprom attributes
 *
 * @base: starting physical address for secure qfprom corrected address space.
 * @dev: qfprom device structure.
 */
struct sec_qfprom {
	phys_addr_t base;
	struct device *dev;
};

static int sec_qfprom_reg_read(void *context, unsigned int reg, void *_val, size_t bytes)
{
	struct sec_qfprom *priv = context;
	unsigned int i;
	u8 *val = _val;
	u32 read_val;
	u8 *tmp;

	for (i = 0; i < bytes; i++, reg++) {
		if (i == 0 || reg % 4 == 0) {
			if (qcom_scm_io_readl(priv->base + (reg & ~3), &read_val)) {
				dev_err(priv->dev, "Couldn't access fuse register\n");
				return -EINVAL;
			}
			tmp = (u8 *)&read_val;
		}

		val[i] = tmp[reg & 3];
	}

	return 0;
}

static int sec_qfprom_probe(struct platform_device *pdev)
{
	struct nvmem_config econfig = {
		.name = "sec-qfprom",
		.add_legacy_fixed_of_cells = true,
		.stride = 1,
		.word_size = 1,
		.id = NVMEM_DEVID_AUTO,
		.reg_read = sec_qfprom_reg_read,
	};
	struct device *dev = &pdev->dev;
	struct nvmem_device *nvmem;
	struct sec_qfprom *priv;
	struct resource *res;

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return -EINVAL;

	priv->base = res->start;

	econfig.size = resource_size(res);
	econfig.dev = dev;
	econfig.priv = priv;

	priv->dev = dev;

	nvmem = devm_nvmem_register(dev, &econfig);

	return PTR_ERR_OR_ZERO(nvmem);
}

static const struct of_device_id sec_qfprom_of_match[] = {
	{ .compatible = "qcom,sec-qfprom" },
	{/* sentinel */},
};
MODULE_DEVICE_TABLE(of, sec_qfprom_of_match);

static struct platform_driver qfprom_driver = {
	.probe = sec_qfprom_probe,
	.driver = {
		.name = "qcom_sec_qfprom",
		.of_match_table = sec_qfprom_of_match,
	},
};
module_platform_driver(qfprom_driver);
MODULE_DESCRIPTION("Qualcomm Secure QFPROM driver");
MODULE_LICENSE("GPL");