summaryrefslogtreecommitdiffstats
path: root/drivers/phy/qualcomm/phy-qcom-qmp-pcs-v7.h
blob: c7759892ed2ea046b372ffac23c3ab75c8015a2b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023, Linaro Limited
 */

#ifndef QCOM_PHY_QMP_PCS_V7_H_
#define QCOM_PHY_QMP_PCS_V7_H_

/* Only for QMP V7 PHY - USB/PCIe PCS registers */
#define QPHY_V7_PCS_SW_RESET			0x000
#define QPHY_V7_PCS_PCS_STATUS1			0x014
#define QPHY_V7_PCS_POWER_DOWN_CONTROL		0x040
#define QPHY_V7_PCS_START_CONTROL		0x044
#define QPHY_V7_PCS_POWER_STATE_CONFIG1		0x090
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG1		0x0c4
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG2		0x0c8
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG3		0x0cc
#define QPHY_V7_PCS_LOCK_DETECT_CONFIG6		0x0d8
#define QPHY_V7_PCS_REFGEN_REQ_CONFIG1		0x0dc
#define QPHY_V7_PCS_RX_SIGDET_LVL		0x188
#define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_L	0x190
#define QPHY_V7_PCS_RCVR_DTCT_DLY_P1U2_H	0x194
#define QPHY_V7_PCS_RATE_SLEW_CNTRL1		0x198
#define QPHY_V7_PCS_CDR_RESET_TIME		0x1b0
#define QPHY_V7_PCS_ALIGN_DETECT_CONFIG1	0x1c0
#define QPHY_V7_PCS_ALIGN_DETECT_CONFIG2	0x1c4
#define QPHY_V7_PCS_PCS_TX_RX_CONFIG		0x1d0
#define QPHY_V7_PCS_EQ_CONFIG1			0x1dc
#define QPHY_V7_PCS_EQ_CONFIG2			0x1e0
#define QPHY_V7_PCS_EQ_CONFIG5			0x1ec

#endif