blob: ba2c2d89c72e6d7d1772d8fe3f3d01e56cce1354 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* ALSA SoC Texas Instruments TLV320DAC33 codec driver
*
* Author: Peter Ujfalusi <peter.ujfalusi@ti.com>
*
* Copyright: (C) 2009 Nokia Corporation
*/
#ifndef __TLV320DAC33_H
#define __TLV320DAC33_H
#define DAC33_PAGE_SELECT 0x00
#define DAC33_PWR_CTRL 0x01
#define DAC33_PLL_CTRL_A 0x02
#define DAC33_PLL_CTRL_B 0x03
#define DAC33_PLL_CTRL_C 0x04
#define DAC33_PLL_CTRL_D 0x05
#define DAC33_PLL_CTRL_E 0x06
#define DAC33_INT_OSC_CTRL 0x07
#define DAC33_INT_OSC_FREQ_RAT_A 0x08
#define DAC33_INT_OSC_FREQ_RAT_B 0x09
#define DAC33_INT_OSC_DAC_RATIO_SET 0x0A
#define DAC33_CALIB_TIME 0x0B
#define DAC33_INT_OSC_CTRL_B 0x0C
#define DAC33_INT_OSC_CTRL_C 0x0D
#define DAC33_INT_OSC_STATUS 0x0E
#define DAC33_INT_OSC_DAC_RATIO_READ 0x0F
#define DAC33_INT_OSC_FREQ_RAT_READ_A 0x10
#define DAC33_INT_OSC_FREQ_RAT_READ_B 0x11
#define DAC33_SER_AUDIOIF_CTRL_A 0x12
#define DAC33_SER_AUDIOIF_CTRL_B 0x13
#define DAC33_SER_AUDIOIF_CTRL_C 0x14
#define DAC33_FIFO_CTRL_A 0x15
#define DAC33_UTHR_MSB 0x16
#define DAC33_UTHR_LSB 0x17
#define DAC33_ATHR_MSB 0x18
#define DAC33_ATHR_LSB 0x19
#define DAC33_LTHR_MSB 0x1A
#define DAC33_LTHR_LSB 0x1B
#define DAC33_PREFILL_MSB 0x1C
#define DAC33_PREFILL_LSB 0x1D
#define DAC33_NSAMPLE_MSB 0x1E
#define DAC33_NSAMPLE_LSB 0x1F
#define DAC33_FIFO_WPTR_MSB 0x20
#define DAC33_FIFO_WPTR_LSB 0x21
#define DAC33_FIFO_RPTR_MSB 0x22
#define DAC33_FIFO_RPTR_LSB 0x23
#define DAC33_FIFO_DEPTH_MSB 0x24
#define DAC33_FIFO_DEPTH_LSB 0x25
#define DAC33_SAMPLES_REMAINING_MSB 0x26
#define DAC33_SAMPLES_REMAINING_LSB 0x27
#define DAC33_FIFO_IRQ_FLAG 0x28
#define DAC33_FIFO_IRQ_MASK 0x29
#define DAC33_FIFO_IRQ_MODE_A 0x2A
#define DAC33_FIFO_IRQ_MODE_B 0x2B
#define DAC33_DAC_CTRL_A 0x2C
#define DAC33_DAC_CTRL_B 0x2D
#define DAC33_DAC_CTRL_C 0x2E
#define DAC33_LDAC_DIG_VOL_CTRL 0x2F
#define DAC33_RDAC_DIG_VOL_CTRL 0x30
#define DAC33_DAC_STATUS_FLAGS 0x31
#define DAC33_ASRC_CTRL_A 0x32
#define DAC33_ASRC_CTRL_B 0x33
#define DAC33_SRC_REF_CLK_RATIO_A 0x34
#define DAC33_SRC_REF_CLK_RATIO_B 0x35
#define DAC33_SRC_EST_REF_CLK_RATIO_A 0x36
#define DAC33_SRC_EST_REF_CLK_RATIO_B 0x37
#define DAC33_INTP_CTRL_A 0x38
#define DAC33_INTP_CTRL_B 0x39
/* Registers 0x3A - 0x3F Reserved */
#define DAC33_LDAC_PWR_CTRL 0x40
#define DAC33_RDAC_PWR_CTRL 0x41
#define DAC33_OUT_AMP_CM_CTRL 0x42
#define DAC33_OUT_AMP_PWR_CTRL 0x43
#define DAC33_OUT_AMP_CTRL 0x44
#define DAC33_LINEL_TO_LLO_VOL 0x45
/* Registers 0x45 - 0x47 Reserved */
#define DAC33_LINER_TO_RLO_VOL 0x48
#define DAC33_ANA_VOL_SOFT_STEP_CTRL 0x49
#define DAC33_OSC_TRIM 0x4A
/* Registers 0x4B - 0x7C Reserved */
#define DAC33_DEVICE_ID_MSB 0x7D
#define DAC33_DEVICE_ID_LSB 0x7E
#define DAC33_DEVICE_REV_ID 0x7F
#define DAC33_CACHEREGNUM 128
/* Bit definitions */
/* DAC33_PWR_CTRL (0x01) */
#define DAC33_DACRPDNB (0x01 << 0)
#define DAC33_DACLPDNB (0x01 << 1)
#define DAC33_OSCPDNB (0x01 << 2)
#define DAC33_PLLPDNB (0x01 << 3)
#define DAC33_PDNALLB (0x01 << 4)
#define DAC33_SOFT_RESET (0x01 << 7)
/* DAC33_INT_OSC_CTRL (0x07) */
#define DAC33_REFSEL (0x01 << 1)
/* DAC33_INT_OSC_CTRL_B (0x0C) */
#define DAC33_ADJSTEP(x) (x << 0)
#define DAC33_ADJTHRSHLD(x) (x << 4)
/* DAC33_INT_OSC_CTRL_C (0x0D) */
#define DAC33_REFDIV(x) (x << 4)
/* DAC33_INT_OSC_STATUS (0x0E) */
#define DAC33_OSCSTATUS_IDLE_CALIB (0x00)
#define DAC33_OSCSTATUS_NORMAL (0x01)
#define DAC33_OSCSTATUS_ADJUSTMENT (0x03)
#define DAC33_OSCSTATUS_NOT_USED (0x02)
/* DAC33_SER_AUDIOIF_CTRL_A (0x12) */
#define DAC33_MSWCLK (0x01 << 0)
#define DAC33_MSBCLK (0x01 << 1)
#define DAC33_AFMT_MASK (0x03 << 2)
#define DAC33_AFMT_I2S (0x00 << 2)
#define DAC33_AFMT_DSP (0x01 << 2)
#define DAC33_AFMT_RIGHT_J (0x02 << 2)
#define DAC33_AFMT_LEFT_J (0x03 << 2)
#define DAC33_WLEN_MASK (0x03 << 4)
#define DAC33_WLEN_16 (0x00 << 4)
#define DAC33_WLEN_20 (0x01 << 4)
#define DAC33_WLEN_24 (0x02 << 4)
#define DAC33_WLEN_32 (0x03 << 4)
#define DAC33_NCYCL_MASK (0x03 << 6)
#define DAC33_NCYCL_16 (0x00 << 6)
#define DAC33_NCYCL_20 (0x01 << 6)
#define DAC33_NCYCL_24 (0x02 << 6)
#define DAC33_NCYCL_32 (0x03 << 6)
/* DAC33_SER_AUDIOIF_CTRL_B (0x13) */
#define DAC33_DATA_DELAY_MASK (0x03 << 2)
#define DAC33_DATA_DELAY(x) (x << 2)
#define DAC33_BCLKON (0x01 << 5)
/* DAC33_FIFO_CTRL_A (0x15) */
#define DAC33_WIDTH (0x01 << 0)
#define DAC33_FBYPAS (0x01 << 1)
#define DAC33_FAUTO (0x01 << 2)
#define DAC33_FIFOFLUSH (0x01 << 3)
/*
* UTHR, ATHR, LTHR, PREFILL, NSAMPLE (0x16 - 0x1F)
* 13-bit values
*/
#define DAC33_THRREG(x) (((x) & 0x1FFF) << 3)
/* DAC33_FIFO_IRQ_MASK (0x29) */
#define DAC33_MNS (0x01 << 0)
#define DAC33_MPS (0x01 << 1)
#define DAC33_MAT (0x01 << 2)
#define DAC33_MLT (0x01 << 3)
#define DAC33_MUT (0x01 << 4)
#define DAC33_MUF (0x01 << 5)
#define DAC33_MOF (0x01 << 6)
#define DAC33_FIFO_IRQ_MODE_MASK (0x03)
#define DAC33_FIFO_IRQ_MODE_RISING (0x00)
#define DAC33_FIFO_IRQ_MODE_FALLING (0x01)
#define DAC33_FIFO_IRQ_MODE_LEVEL (0x02)
#define DAC33_FIFO_IRQ_MODE_EDGE (0x03)
/* DAC33_FIFO_IRQ_MODE_A (0x2A) */
#define DAC33_UTM(x) (x << 0)
#define DAC33_UFM(x) (x << 2)
#define DAC33_OFM(x) (x << 4)
/* DAC33_FIFO_IRQ_MODE_B (0x2B) */
#define DAC33_NSM(x) (x << 0)
#define DAC33_PSM(x) (x << 2)
#define DAC33_ATM(x) (x << 4)
#define DAC33_LTM(x) (x << 6)
/* DAC33_DAC_CTRL_A (0x2C) */
#define DAC33_DACRATE(x) (x << 0)
#define DAC33_DACDUAL (0x01 << 4)
#define DAC33_DACLKSEL_MASK (0x03 << 5)
#define DAC33_DACLKSEL_INTSOC (0x00 << 5)
#define DAC33_DACLKSEL_PLL (0x01 << 5)
#define DAC33_DACLKSEL_MCLK (0x02 << 5)
#define DAC33_DACLKSEL_BCLK (0x03 << 5)
/* DAC33_DAC_CTRL_B (0x2D) */
#define DAC33_DACSRCR_MASK (0x03 << 0)
#define DAC33_DACSRCR_MUTE (0x00 << 0)
#define DAC33_DACSRCR_RIGHT (0x01 << 0)
#define DAC33_DACSRCR_LEFT (0x02 << 0)
#define DAC33_DACSRCR_MONOMIX (0x03 << 0)
#define DAC33_DACSRCL_MASK (0x03 << 2)
#define DAC33_DACSRCL_MUTE (0x00 << 2)
#define DAC33_DACSRCL_LEFT (0x01 << 2)
#define DAC33_DACSRCL_RIGHT (0x02 << 2)
#define DAC33_DACSRCL_MONOMIX (0x03 << 2)
#define DAC33_DVOLSTEP_MASK (0x03 << 4)
#define DAC33_DVOLSTEP_SS_PERFS (0x00 << 4)
#define DAC33_DVOLSTEP_SS_PER2FS (0x01 << 4)
#define DAC33_DVOLSTEP_SS_DISABLED (0x02 << 4)
#define DAC33_DVOLCTRL_MASK (0x03 << 6)
#define DAC33_DVOLCTRL_LR_INDEPENDENT1 (0x00 << 6)
#define DAC33_DVOLCTRL_LR_RIGHT_CONTROL (0x01 << 6)
#define DAC33_DVOLCTRL_LR_LEFT_CONTROL (0x02 << 6)
#define DAC33_DVOLCTRL_LR_INDEPENDENT2 (0x03 << 6)
/* DAC33_DAC_CTRL_C (0x2E) */
#define DAC33_DEEMENR (0x01 << 0)
#define DAC33_EFFENR (0x01 << 1)
#define DAC33_DEEMENL (0x01 << 2)
#define DAC33_EFFENL (0x01 << 3)
#define DAC33_EN3D (0x01 << 4)
#define DAC33_RESYNMUTE (0x01 << 5)
#define DAC33_RESYNEN (0x01 << 6)
/* DAC33_ASRC_CTRL_A (0x32) */
#define DAC33_SRCBYP (0x01 << 0)
#define DAC33_SRCLKSEL_MASK (0x03 << 1)
#define DAC33_SRCLKSEL_INTSOC (0x00 << 1)
#define DAC33_SRCLKSEL_PLL (0x01 << 1)
#define DAC33_SRCLKSEL_MCLK (0x02 << 1)
#define DAC33_SRCLKSEL_BCLK (0x03 << 1)
#define DAC33_SRCLKDIV(x) (x << 3)
/* DAC33_ASRC_CTRL_B (0x33) */
#define DAC33_SRCSETUP(x) (x << 0)
#define DAC33_SRCREFSEL (0x01 << 4)
#define DAC33_SRCREFDIV(x) (x << 5)
/* DAC33_INTP_CTRL_A (0x38) */
#define DAC33_INTPSEL (0x01 << 0)
#define DAC33_INTPM_MASK (0x03 << 1)
#define DAC33_INTPM_ALOW_OPENDRAIN (0x00 << 1)
#define DAC33_INTPM_ALOW (0x01 << 1)
#define DAC33_INTPM_AHIGH (0x02 << 1)
/* DAC33_LDAC_PWR_CTRL (0x40) */
/* DAC33_RDAC_PWR_CTRL (0x41) */
#define DAC33_DACLRNUM (0x01 << 2)
#define DAC33_LROUT_GAIN(x) (x << 0)
/* DAC33_ANA_VOL_SOFT_STEP_CTRL (0x49) */
#define DAC33_VOLCLKSEL (0x01 << 0)
#define DAC33_VOLCLKEN (0x01 << 1)
#define DAC33_VOLBYPASS (0x01 << 2)
#define TLV320DAC33_MCLK 0
#define TLV320DAC33_SLEEPCLK 1
#endif /* __TLV320DAC33_H */
|
