summaryrefslogtreecommitdiffstats
path: root/src/test/mir-opt/inline/inline_instruction_set.t32.Inline.diff
blob: b275d08e05f92c3fc4b9c24ea17de3c589b2d6df (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
- // MIR for `t32` before Inline
+ // MIR for `t32` after Inline
  
  fn t32() -> () {
      let mut _0: ();                      // return place in scope 0 at $DIR/inline-instruction-set.rs:+0:14: +0:14
      let _1: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:+1:5: +1:26
      let _2: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:+2:5: +2:26
      let _3: ();                          // in scope 0 at $DIR/inline-instruction-set.rs:+5:5: +5:30
+     scope 1 (inlined instruction_set_t32) { // at $DIR/inline-instruction-set.rs:43:5: 43:26
+     }
  
      bb0: {
          StorageLive(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:+1:5: +1:26
          _1 = instruction_set_a32() -> bb1; // scope 0 at $DIR/inline-instruction-set.rs:+1:5: +1:26
                                           // mir::Constant
                                           // + span: $DIR/inline-instruction-set.rs:42:5: 42:24
                                           // + literal: Const { ty: fn() {instruction_set_a32}, val: Value(<ZST>) }
      }
  
      bb1: {
          StorageDead(_1);                 // scope 0 at $DIR/inline-instruction-set.rs:+1:26: +1:27
          StorageLive(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:+2:5: +2:26
-         _2 = instruction_set_t32() -> bb2; // scope 0 at $DIR/inline-instruction-set.rs:+2:5: +2:26
-                                          // mir::Constant
-                                          // + span: $DIR/inline-instruction-set.rs:43:5: 43:24
-                                          // + literal: Const { ty: fn() {instruction_set_t32}, val: Value(<ZST>) }
-     }
- 
-     bb2: {
          StorageDead(_2);                 // scope 0 at $DIR/inline-instruction-set.rs:+2:26: +2:27
          StorageLive(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:+5:5: +5:30
-         _3 = instruction_set_default() -> bb3; // scope 0 at $DIR/inline-instruction-set.rs:+5:5: +5:30
+         _3 = instruction_set_default() -> bb2; // scope 0 at $DIR/inline-instruction-set.rs:+5:5: +5:30
                                           // mir::Constant
                                           // + span: $DIR/inline-instruction-set.rs:46:5: 46:28
                                           // + literal: Const { ty: fn() {instruction_set_default}, val: Value(<ZST>) }
      }
  
-     bb3: {
+     bb2: {
          StorageDead(_3);                 // scope 0 at $DIR/inline-instruction-set.rs:+5:30: +5:31
          _0 = const ();                   // scope 0 at $DIR/inline-instruction-set.rs:+0:14: +6:2
          return;                          // scope 0 at $DIR/inline-instruction-set.rs:+6:2: +6:2
      }
  }