summaryrefslogtreecommitdiffstats
path: root/tests/expected/lscpu/lscpu-ppc64-POWER7
blob: 49b575e140a896129bd248339f4d736d05d8a71b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
CPU(s):              16
On-line CPU(s) list: 0-15
Model name:          POWER7 (architected), altivec supported
Model:               2.1 (pvr 003f 0201)
Thread(s) per core:  4
Core(s) per socket:  1
Socket(s):           4
L1d cache:           128 KiB (4 instances)
L1i cache:           128 KiB (4 instances)
NUMA node(s):        1
NUMA node0 CPU(s):   0-15

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i
0,0,0,0,,0,0
1,0,0,0,,0,0
2,0,0,0,,0,0
3,0,0,0,,0,0
4,1,1,0,,1,1
5,1,1,0,,1,1
6,1,1,0,,1,1
7,1,1,0,,1,1
8,2,2,0,,2,2
9,2,2,0,,2,2
10,2,2,0,,2,2
11,2,2,0,,2,2
12,3,3,0,,3,3
13,3,3,0,,3,3
14,3,3,0,,3,3
15,3,3,0,,3,3

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i
0,0,-,0,,0,0
1,0,-,0,,0,0
2,0,-,0,,0,0
3,0,-,0,,0,0
4,4,-,0,,1,1
5,4,-,0,,1,1
6,4,-,0,,1,1
7,4,-,0,,1,1
8,8,-,0,,2,2
9,8,-,0,,2,2
10,8,-,0,,2,2
11,8,-,0,,2,2
12,12,-,0,,3,3
13,12,-,0,,3,3
14,12,-,0,,3,3
15,12,-,0,,3,3