summaryrefslogtreecommitdiffstats
path: root/tests/expected/lscpu/lscpu-rv64-visionfive2
blob: 0b2390d88e4cf6d0f691200fb01cbb332cf4f02d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
Byte Order:          Little Endian
CPU(s):              4
On-line CPU(s) list: 0-3
Vendor ID:           0x489
Model name:          sifive,u74-mc
CPU family:          0x8000000000000007
Model:               0x4210427
Thread(s) per core:  1
Core(s) per socket:  4
Socket(s):           1
L1d cache:           128 KiB (4 instances)
L1i cache:           128 KiB (4 instances)
L2 cache:            2 MiB (1 instance)
NUMA node(s):        1
NUMA node0 CPU(s):   0-3

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2
0,0,0,0,,0,0,0
1,1,0,0,,1,1,0
2,2,0,0,,2,2,0
3,3,0,0,,3,3,0

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2
0,3,0,0,,0,0,0
1,1,0,0,,1,1,0
2,2,0,0,,2,2,0
3,4,0,0,,3,3,0