summaryrefslogtreecommitdiffstats
path: root/tests/expected/lscpu/lscpu-sparc64
blob: 5a3460f717794dd96b4f9c66c770c12c13585bdf (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
CPU op-mode(s):      32-bit, 64-bit
CPU(s):              6
On-line CPU(s) list: 6,7,10,11,14,15
Model name:          TI UltraSparc II  (BlackBird)
Thread(s) per core:  1
Core(s) per socket:  1
Socket(s):           6
Flags:               sun4u
L1d cache:           96 KiB (6 instances)
L1i cache:           96 KiB (6 instances)
L2 cache:            6 MiB (6 instances)

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2
6,0,0,,,0,0,0
7,1,1,,,1,1,1
10,2,2,,,2,2,2
11,3,3,,,3,3,3
14,4,4,,,4,4,4
15,5,5,,,5,5,5

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2
6,0,-,,,0,0,0
7,0,-,,,1,1,1
10,0,-,,,2,2,2
11,0,-,,,3,3,3
14,0,-,,,4,4,4
15,0,-,,,5,5,5