summaryrefslogtreecommitdiffstats
path: root/tests/expected/lscpu/lscpu-x86_64-dell_e4310
blob: f7f0291c929f95b40b34222a9d1bb686cb71ce8f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
CPU op-mode(s):      32-bit, 64-bit
Address sizes:       36 bits physical, 48 bits virtual
CPU(s):              4
On-line CPU(s) list: 0-3
Vendor ID:           GenuineIntel
Model name:          Intel(R) Core(TM) i5 CPU       M 560  @ 2.67GHz
CPU family:          6
Model:               37
Thread(s) per core:  2
Core(s) per socket:  2
Socket(s):           1
Stepping:            5
CPU(s) scaling MHz:  59%
CPU max MHz:         2667.0000
CPU min MHz:         1199.0000
BogoMIPS:            5319.92
Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 popcnt aes lahf_lm ida arat dts tpr_shadow vnmi flexpriority ept vpid
Virtualization:      VT-x
L1d cache:           64 KiB (2 instances)
L1i cache:           64 KiB (2 instances)
L2 cache:            512 KiB (2 instances)
L3 cache:            3 MiB (1 instance)
NUMA node(s):        1
NUMA node0 CPU(s):   0-3

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2,L3
0,0,0,0,,0,0,0,0
1,1,0,0,,1,1,1,0
2,0,0,0,,0,0,0,0
3,1,0,0,,1,1,1,0

# The following is the parsable format, which can be fed to other
# programs. Each different item in every column has an unique ID
# starting usually from zero.
# CPU,Core,Socket,Node,,L1d,L1i,L2,L3
0,0,0,0,,0,0,0,0
1,2,0,0,,1,1,1,0
2,0,0,0,,0,0,0,0
3,2,0,0,,1,1,1,0