1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
; $Id: strcmp.asm $
;; @file
; IPRT - No-CRT strcmp - AMD64 & X86.
;
;
; Copyright (C) 2006-2023 Oracle and/or its affiliates.
;
; This file is part of VirtualBox base platform packages, as
; available from https://www.virtualbox.org.
;
; This program is free software; you can redistribute it and/or
; modify it under the terms of the GNU General Public License
; as published by the Free Software Foundation, in version 3 of the
; License.
;
; This program is distributed in the hope that it will be useful, but
; WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
; General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with this program; if not, see <https://www.gnu.org/licenses>.
;
; The contents of this file may alternatively be used under the terms
; of the Common Development and Distribution License Version 1.0
; (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
; in the VirtualBox distribution, in which case the provisions of the
; CDDL are applicable instead of those of the GPL.
;
; You may elect to license modified versions of this file under the
; terms and conditions of either the GPL or the CDDL or both.
;
; SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
;
%include "iprt/asmdefs.mac"
BEGINCODE
;;
; @param psz1 gcc: rdi msc: rcx x86:[esp+4] wcall: eax
; @param psz2 gcc: rsi msc: rdx x86:[esp+8] wcall: edx
RT_NOCRT_BEGINPROC strcmp
; input
%ifdef RT_ARCH_AMD64
%ifdef ASM_CALL64_MSC
%define psz1 rcx
%define psz2 rdx
%else
%define psz1 rdi
%define psz2 rsi
%endif
%else
%ifdef ASM_CALL32_WATCOM
mov ecx, eax
%else
mov ecx, [esp + 4]
mov edx, [esp + 8]
%endif
%define psz1 ecx
%define psz2 edx
%endif
;
; The loop.
;
.next:
mov al, [psz1]
mov ah, [psz2]
cmp al, ah
jne .not_equal
test al, al
jz .equal
mov al, [psz1 + 1]
mov ah, [psz2 + 1]
cmp al, ah
jne .not_equal
test al, al
jz .equal
mov al, [psz1 + 2]
mov ah, [psz2 + 2]
cmp al, ah
jne .not_equal
test al, al
jz .equal
mov al, [psz1 + 3]
mov ah, [psz2 + 3]
cmp al, ah
jne .not_equal
test al, al
jz .equal
add psz1, 4
add psz2, 4
jmp .next
.equal:
xor eax, eax
ret
.not_equal:
movzx ecx, ah
and eax, 0ffh
sub eax, ecx
ret
ENDPROC RT_NOCRT(strcmp)
|
