blob: f9e310ab6df22f3d29f9c42be934b8a820c61e13 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_TPC0_QM_REGS_H_
#define ASIC_REG_TPC0_QM_REGS_H_
/*
*****************************************
* TPC0_QM (Prototype: QMAN)
*****************************************
*/
#define mmTPC0_QM_GLBL_CFG0 0xE08000
#define mmTPC0_QM_GLBL_CFG1 0xE08004
#define mmTPC0_QM_GLBL_PROT 0xE08008
#define mmTPC0_QM_GLBL_ERR_CFG 0xE0800C
#define mmTPC0_QM_GLBL_SECURE_PROPS_0 0xE08010
#define mmTPC0_QM_GLBL_SECURE_PROPS_1 0xE08014
#define mmTPC0_QM_GLBL_SECURE_PROPS_2 0xE08018
#define mmTPC0_QM_GLBL_SECURE_PROPS_3 0xE0801C
#define mmTPC0_QM_GLBL_SECURE_PROPS_4 0xE08020
#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_0 0xE08024
#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_1 0xE08028
#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_2 0xE0802C
#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_3 0xE08030
#define mmTPC0_QM_GLBL_NON_SECURE_PROPS_4 0xE08034
#define mmTPC0_QM_GLBL_STS0 0xE08038
#define mmTPC0_QM_GLBL_STS1_0 0xE08040
#define mmTPC0_QM_GLBL_STS1_1 0xE08044
#define mmTPC0_QM_GLBL_STS1_2 0xE08048
#define mmTPC0_QM_GLBL_STS1_3 0xE0804C
#define mmTPC0_QM_GLBL_STS1_4 0xE08050
#define mmTPC0_QM_GLBL_MSG_EN_0 0xE08054
#define mmTPC0_QM_GLBL_MSG_EN_1 0xE08058
#define mmTPC0_QM_GLBL_MSG_EN_2 0xE0805C
#define mmTPC0_QM_GLBL_MSG_EN_3 0xE08060
#define mmTPC0_QM_GLBL_MSG_EN_4 0xE08068
#define mmTPC0_QM_PQ_BASE_LO_0 0xE08070
#define mmTPC0_QM_PQ_BASE_LO_1 0xE08074
#define mmTPC0_QM_PQ_BASE_LO_2 0xE08078
#define mmTPC0_QM_PQ_BASE_LO_3 0xE0807C
#define mmTPC0_QM_PQ_BASE_HI_0 0xE08080
#define mmTPC0_QM_PQ_BASE_HI_1 0xE08084
#define mmTPC0_QM_PQ_BASE_HI_2 0xE08088
#define mmTPC0_QM_PQ_BASE_HI_3 0xE0808C
#define mmTPC0_QM_PQ_SIZE_0 0xE08090
#define mmTPC0_QM_PQ_SIZE_1 0xE08094
#define mmTPC0_QM_PQ_SIZE_2 0xE08098
#define mmTPC0_QM_PQ_SIZE_3 0xE0809C
#define mmTPC0_QM_PQ_PI_0 0xE080A0
#define mmTPC0_QM_PQ_PI_1 0xE080A4
#define mmTPC0_QM_PQ_PI_2 0xE080A8
#define mmTPC0_QM_PQ_PI_3 0xE080AC
#define mmTPC0_QM_PQ_CI_0 0xE080B0
#define mmTPC0_QM_PQ_CI_1 0xE080B4
#define mmTPC0_QM_PQ_CI_2 0xE080B8
#define mmTPC0_QM_PQ_CI_3 0xE080BC
#define mmTPC0_QM_PQ_CFG0_0 0xE080C0
#define mmTPC0_QM_PQ_CFG0_1 0xE080C4
#define mmTPC0_QM_PQ_CFG0_2 0xE080C8
#define mmTPC0_QM_PQ_CFG0_3 0xE080CC
#define mmTPC0_QM_PQ_CFG1_0 0xE080D0
#define mmTPC0_QM_PQ_CFG1_1 0xE080D4
#define mmTPC0_QM_PQ_CFG1_2 0xE080D8
#define mmTPC0_QM_PQ_CFG1_3 0xE080DC
#define mmTPC0_QM_PQ_ARUSER_31_11_0 0xE080E0
#define mmTPC0_QM_PQ_ARUSER_31_11_1 0xE080E4
#define mmTPC0_QM_PQ_ARUSER_31_11_2 0xE080E8
#define mmTPC0_QM_PQ_ARUSER_31_11_3 0xE080EC
#define mmTPC0_QM_PQ_STS0_0 0xE080F0
#define mmTPC0_QM_PQ_STS0_1 0xE080F4
#define mmTPC0_QM_PQ_STS0_2 0xE080F8
#define mmTPC0_QM_PQ_STS0_3 0xE080FC
#define mmTPC0_QM_PQ_STS1_0 0xE08100
#define mmTPC0_QM_PQ_STS1_1 0xE08104
#define mmTPC0_QM_PQ_STS1_2 0xE08108
#define mmTPC0_QM_PQ_STS1_3 0xE0810C
#define mmTPC0_QM_CQ_CFG0_0 0xE08110
#define mmTPC0_QM_CQ_CFG0_1 0xE08114
#define mmTPC0_QM_CQ_CFG0_2 0xE08118
#define mmTPC0_QM_CQ_CFG0_3 0xE0811C
#define mmTPC0_QM_CQ_CFG0_4 0xE08120
#define mmTPC0_QM_CQ_CFG1_0 0xE08124
#define mmTPC0_QM_CQ_CFG1_1 0xE08128
#define mmTPC0_QM_CQ_CFG1_2 0xE0812C
#define mmTPC0_QM_CQ_CFG1_3 0xE08130
#define mmTPC0_QM_CQ_CFG1_4 0xE08134
#define mmTPC0_QM_CQ_ARUSER_31_11_0 0xE08138
#define mmTPC0_QM_CQ_ARUSER_31_11_1 0xE0813C
#define mmTPC0_QM_CQ_ARUSER_31_11_2 0xE08140
#define mmTPC0_QM_CQ_ARUSER_31_11_3 0xE08144
#define mmTPC0_QM_CQ_ARUSER_31_11_4 0xE08148
#define mmTPC0_QM_CQ_STS0_0 0xE0814C
#define mmTPC0_QM_CQ_STS0_1 0xE08150
#define mmTPC0_QM_CQ_STS0_2 0xE08154
#define mmTPC0_QM_CQ_STS0_3 0xE08158
#define mmTPC0_QM_CQ_STS0_4 0xE0815C
#define mmTPC0_QM_CQ_STS1_0 0xE08160
#define mmTPC0_QM_CQ_STS1_1 0xE08164
#define mmTPC0_QM_CQ_STS1_2 0xE08168
#define mmTPC0_QM_CQ_STS1_3 0xE0816C
#define mmTPC0_QM_CQ_STS1_4 0xE08170
#define mmTPC0_QM_CQ_PTR_LO_0 0xE08174
#define mmTPC0_QM_CQ_PTR_HI_0 0xE08178
#define mmTPC0_QM_CQ_TSIZE_0 0xE0817C
#define mmTPC0_QM_CQ_CTL_0 0xE08180
#define mmTPC0_QM_CQ_PTR_LO_1 0xE08184
#define mmTPC0_QM_CQ_PTR_HI_1 0xE08188
#define mmTPC0_QM_CQ_TSIZE_1 0xE0818C
#define mmTPC0_QM_CQ_CTL_1 0xE08190
#define mmTPC0_QM_CQ_PTR_LO_2 0xE08194
#define mmTPC0_QM_CQ_PTR_HI_2 0xE08198
#define mmTPC0_QM_CQ_TSIZE_2 0xE0819C
#define mmTPC0_QM_CQ_CTL_2 0xE081A0
#define mmTPC0_QM_CQ_PTR_LO_3 0xE081A4
#define mmTPC0_QM_CQ_PTR_HI_3 0xE081A8
#define mmTPC0_QM_CQ_TSIZE_3 0xE081AC
#define mmTPC0_QM_CQ_CTL_3 0xE081B0
#define mmTPC0_QM_CQ_PTR_LO_4 0xE081B4
#define mmTPC0_QM_CQ_PTR_HI_4 0xE081B8
#define mmTPC0_QM_CQ_TSIZE_4 0xE081BC
#define mmTPC0_QM_CQ_CTL_4 0xE081C0
#define mmTPC0_QM_CQ_PTR_LO_STS_0 0xE081C4
#define mmTPC0_QM_CQ_PTR_LO_STS_1 0xE081C8
#define mmTPC0_QM_CQ_PTR_LO_STS_2 0xE081CC
#define mmTPC0_QM_CQ_PTR_LO_STS_3 0xE081D0
#define mmTPC0_QM_CQ_PTR_LO_STS_4 0xE081D4
#define mmTPC0_QM_CQ_PTR_HI_STS_0 0xE081D8
#define mmTPC0_QM_CQ_PTR_HI_STS_1 0xE081DC
#define mmTPC0_QM_CQ_PTR_HI_STS_2 0xE081E0
#define mmTPC0_QM_CQ_PTR_HI_STS_3 0xE081E4
#define mmTPC0_QM_CQ_PTR_HI_STS_4 0xE081E8
#define mmTPC0_QM_CQ_TSIZE_STS_0 0xE081EC
#define mmTPC0_QM_CQ_TSIZE_STS_1 0xE081F0
#define mmTPC0_QM_CQ_TSIZE_STS_2 0xE081F4
#define mmTPC0_QM_CQ_TSIZE_STS_3 0xE081F8
#define mmTPC0_QM_CQ_TSIZE_STS_4 0xE081FC
#define mmTPC0_QM_CQ_CTL_STS_0 0xE08200
#define mmTPC0_QM_CQ_CTL_STS_1 0xE08204
#define mmTPC0_QM_CQ_CTL_STS_2 0xE08208
#define mmTPC0_QM_CQ_CTL_STS_3 0xE0820C
#define mmTPC0_QM_CQ_CTL_STS_4 0xE08210
#define mmTPC0_QM_CQ_IFIFO_CNT_0 0xE08214
#define mmTPC0_QM_CQ_IFIFO_CNT_1 0xE08218
#define mmTPC0_QM_CQ_IFIFO_CNT_2 0xE0821C
#define mmTPC0_QM_CQ_IFIFO_CNT_3 0xE08220
#define mmTPC0_QM_CQ_IFIFO_CNT_4 0xE08224
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_0 0xE08228
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_1 0xE0822C
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_2 0xE08230
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_3 0xE08234
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_LO_4 0xE08238
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_0 0xE0823C
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_1 0xE08240
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_2 0xE08244
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_3 0xE08248
#define mmTPC0_QM_CP_MSG_BASE0_ADDR_HI_4 0xE0824C
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_0 0xE08250
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_1 0xE08254
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_2 0xE08258
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_3 0xE0825C
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_LO_4 0xE08260
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_0 0xE08264
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_1 0xE08268
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_2 0xE0826C
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_3 0xE08270
#define mmTPC0_QM_CP_MSG_BASE1_ADDR_HI_4 0xE08274
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_0 0xE08278
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_1 0xE0827C
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_2 0xE08280
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_3 0xE08284
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_LO_4 0xE08288
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_0 0xE0828C
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_1 0xE08290
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_2 0xE08294
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_3 0xE08298
#define mmTPC0_QM_CP_MSG_BASE2_ADDR_HI_4 0xE0829C
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_0 0xE082A0
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_1 0xE082A4
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_2 0xE082A8
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_3 0xE082AC
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_LO_4 0xE082B0
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_0 0xE082B4
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_1 0xE082B8
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_2 0xE082BC
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_3 0xE082C0
#define mmTPC0_QM_CP_MSG_BASE3_ADDR_HI_4 0xE082C4
#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_0 0xE082C8
#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_1 0xE082CC
#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_2 0xE082D0
#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_3 0xE082D4
#define mmTPC0_QM_CP_LDMA_TSIZE_OFFSET_4 0xE082D8
#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0 0xE082E0
#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1 0xE082E4
#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2 0xE082E8
#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3 0xE082EC
#define mmTPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4 0xE082F0
#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_0 0xE082F4
#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_1 0xE082F8
#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_2 0xE082FC
#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_3 0xE08300
#define mmTPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET_4 0xE08304
#define mmTPC0_QM_CP_FENCE0_RDATA_0 0xE08308
#define mmTPC0_QM_CP_FENCE0_RDATA_1 0xE0830C
#define mmTPC0_QM_CP_FENCE0_RDATA_2 0xE08310
#define mmTPC0_QM_CP_FENCE0_RDATA_3 0xE08314
#define mmTPC0_QM_CP_FENCE0_RDATA_4 0xE08318
#define mmTPC0_QM_CP_FENCE1_RDATA_0 0xE0831C
#define mmTPC0_QM_CP_FENCE1_RDATA_1 0xE08320
#define mmTPC0_QM_CP_FENCE1_RDATA_2 0xE08324
#define mmTPC0_QM_CP_FENCE1_RDATA_3 0xE08328
#define mmTPC0_QM_CP_FENCE1_RDATA_4 0xE0832C
#define mmTPC0_QM_CP_FENCE2_RDATA_0 0xE08330
#define mmTPC0_QM_CP_FENCE2_RDATA_1 0xE08334
#define mmTPC0_QM_CP_FENCE2_RDATA_2 0xE08338
#define mmTPC0_QM_CP_FENCE2_RDATA_3 0xE0833C
#define mmTPC0_QM_CP_FENCE2_RDATA_4 0xE08340
#define mmTPC0_QM_CP_FENCE3_RDATA_0 0xE08344
#define mmTPC0_QM_CP_FENCE3_RDATA_1 0xE08348
#define mmTPC0_QM_CP_FENCE3_RDATA_2 0xE0834C
#define mmTPC0_QM_CP_FENCE3_RDATA_3 0xE08350
#define mmTPC0_QM_CP_FENCE3_RDATA_4 0xE08354
#define mmTPC0_QM_CP_FENCE0_CNT_0 0xE08358
#define mmTPC0_QM_CP_FENCE0_CNT_1 0xE0835C
#define mmTPC0_QM_CP_FENCE0_CNT_2 0xE08360
#define mmTPC0_QM_CP_FENCE0_CNT_3 0xE08364
#define mmTPC0_QM_CP_FENCE0_CNT_4 0xE08368
#define mmTPC0_QM_CP_FENCE1_CNT_0 0xE0836C
#define mmTPC0_QM_CP_FENCE1_CNT_1 0xE08370
#define mmTPC0_QM_CP_FENCE1_CNT_2 0xE08374
#define mmTPC0_QM_CP_FENCE1_CNT_3 0xE08378
#define mmTPC0_QM_CP_FENCE1_CNT_4 0xE0837C
#define mmTPC0_QM_CP_FENCE2_CNT_0 0xE08380
#define mmTPC0_QM_CP_FENCE2_CNT_1 0xE08384
#define mmTPC0_QM_CP_FENCE2_CNT_2 0xE08388
#define mmTPC0_QM_CP_FENCE2_CNT_3 0xE0838C
#define mmTPC0_QM_CP_FENCE2_CNT_4 0xE08390
#define mmTPC0_QM_CP_FENCE3_CNT_0 0xE08394
#define mmTPC0_QM_CP_FENCE3_CNT_1 0xE08398
#define mmTPC0_QM_CP_FENCE3_CNT_2 0xE0839C
#define mmTPC0_QM_CP_FENCE3_CNT_3 0xE083A0
#define mmTPC0_QM_CP_FENCE3_CNT_4 0xE083A4
#define mmTPC0_QM_CP_STS_0 0xE083A8
#define mmTPC0_QM_CP_STS_1 0xE083AC
#define mmTPC0_QM_CP_STS_2 0xE083B0
#define mmTPC0_QM_CP_STS_3 0xE083B4
#define mmTPC0_QM_CP_STS_4 0xE083B8
#define mmTPC0_QM_CP_CURRENT_INST_LO_0 0xE083BC
#define mmTPC0_QM_CP_CURRENT_INST_LO_1 0xE083C0
#define mmTPC0_QM_CP_CURRENT_INST_LO_2 0xE083C4
#define mmTPC0_QM_CP_CURRENT_INST_LO_3 0xE083C8
#define mmTPC0_QM_CP_CURRENT_INST_LO_4 0xE083CC
#define mmTPC0_QM_CP_CURRENT_INST_HI_0 0xE083D0
#define mmTPC0_QM_CP_CURRENT_INST_HI_1 0xE083D4
#define mmTPC0_QM_CP_CURRENT_INST_HI_2 0xE083D8
#define mmTPC0_QM_CP_CURRENT_INST_HI_3 0xE083DC
#define mmTPC0_QM_CP_CURRENT_INST_HI_4 0xE083E0
#define mmTPC0_QM_CP_BARRIER_CFG_0 0xE083F4
#define mmTPC0_QM_CP_BARRIER_CFG_1 0xE083F8
#define mmTPC0_QM_CP_BARRIER_CFG_2 0xE083FC
#define mmTPC0_QM_CP_BARRIER_CFG_3 0xE08400
#define mmTPC0_QM_CP_BARRIER_CFG_4 0xE08404
#define mmTPC0_QM_CP_DBG_0_0 0xE08408
#define mmTPC0_QM_CP_DBG_0_1 0xE0840C
#define mmTPC0_QM_CP_DBG_0_2 0xE08410
#define mmTPC0_QM_CP_DBG_0_3 0xE08414
#define mmTPC0_QM_CP_DBG_0_4 0xE08418
#define mmTPC0_QM_CP_ARUSER_31_11_0 0xE0841C
#define mmTPC0_QM_CP_ARUSER_31_11_1 0xE08420
#define mmTPC0_QM_CP_ARUSER_31_11_2 0xE08424
#define mmTPC0_QM_CP_ARUSER_31_11_3 0xE08428
#define mmTPC0_QM_CP_ARUSER_31_11_4 0xE0842C
#define mmTPC0_QM_CP_AWUSER_31_11_0 0xE08430
#define mmTPC0_QM_CP_AWUSER_31_11_1 0xE08434
#define mmTPC0_QM_CP_AWUSER_31_11_2 0xE08438
#define mmTPC0_QM_CP_AWUSER_31_11_3 0xE0843C
#define mmTPC0_QM_CP_AWUSER_31_11_4 0xE08440
#define mmTPC0_QM_ARB_CFG_0 0xE08A00
#define mmTPC0_QM_ARB_CHOISE_Q_PUSH 0xE08A04
#define mmTPC0_QM_ARB_WRR_WEIGHT_0 0xE08A08
#define mmTPC0_QM_ARB_WRR_WEIGHT_1 0xE08A0C
#define mmTPC0_QM_ARB_WRR_WEIGHT_2 0xE08A10
#define mmTPC0_QM_ARB_WRR_WEIGHT_3 0xE08A14
#define mmTPC0_QM_ARB_CFG_1 0xE08A18
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_0 0xE08A20
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_1 0xE08A24
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_2 0xE08A28
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_3 0xE08A2C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_4 0xE08A30
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_5 0xE08A34
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_6 0xE08A38
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_7 0xE08A3C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_8 0xE08A40
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_9 0xE08A44
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_10 0xE08A48
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_11 0xE08A4C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_12 0xE08A50
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_13 0xE08A54
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_14 0xE08A58
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_15 0xE08A5C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_16 0xE08A60
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_17 0xE08A64
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_18 0xE08A68
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_19 0xE08A6C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_20 0xE08A70
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_21 0xE08A74
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_22 0xE08A78
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_23 0xE08A7C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_24 0xE08A80
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_25 0xE08A84
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_26 0xE08A88
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_27 0xE08A8C
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_28 0xE08A90
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_29 0xE08A94
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_30 0xE08A98
#define mmTPC0_QM_ARB_MST_AVAIL_CRED_31 0xE08A9C
#define mmTPC0_QM_ARB_MST_CRED_INC 0xE08AA0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_0 0xE08AA4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_1 0xE08AA8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_2 0xE08AAC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_3 0xE08AB0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_4 0xE08AB4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_5 0xE08AB8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_6 0xE08ABC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_7 0xE08AC0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_8 0xE08AC4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_9 0xE08AC8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_10 0xE08ACC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_11 0xE08AD0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_12 0xE08AD4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_13 0xE08AD8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_14 0xE08ADC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_15 0xE08AE0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_16 0xE08AE4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_17 0xE08AE8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_18 0xE08AEC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_19 0xE08AF0
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_20 0xE08AF4
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_21 0xE08AF8
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_22 0xE08AFC
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_23 0xE08B00
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_24 0xE08B04
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_25 0xE08B08
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_26 0xE08B0C
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_27 0xE08B10
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_28 0xE08B14
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_29 0xE08B18
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_30 0xE08B1C
#define mmTPC0_QM_ARB_MST_CHOISE_PUSH_OFST_31 0xE08B20
#define mmTPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0xE08B28
#define mmTPC0_QM_ARB_MST_SLAVE_EN 0xE08B2C
#define mmTPC0_QM_ARB_MST_QUIET_PER 0xE08B34
#define mmTPC0_QM_ARB_SLV_CHOISE_WDT 0xE08B38
#define mmTPC0_QM_ARB_SLV_ID 0xE08B3C
#define mmTPC0_QM_ARB_MSG_MAX_INFLIGHT 0xE08B44
#define mmTPC0_QM_ARB_MSG_AWUSER_31_11 0xE08B48
#define mmTPC0_QM_ARB_MSG_AWUSER_SEC_PROP 0xE08B4C
#define mmTPC0_QM_ARB_MSG_AWUSER_NON_SEC_PROP 0xE08B50
#define mmTPC0_QM_ARB_BASE_LO 0xE08B54
#define mmTPC0_QM_ARB_BASE_HI 0xE08B58
#define mmTPC0_QM_ARB_STATE_STS 0xE08B80
#define mmTPC0_QM_ARB_CHOISE_FULLNESS_STS 0xE08B84
#define mmTPC0_QM_ARB_MSG_STS 0xE08B88
#define mmTPC0_QM_ARB_SLV_CHOISE_Q_HEAD 0xE08B8C
#define mmTPC0_QM_ARB_ERR_CAUSE 0xE08B9C
#define mmTPC0_QM_ARB_ERR_MSG_EN 0xE08BA0
#define mmTPC0_QM_ARB_ERR_STS_DRP 0xE08BA8
#define mmTPC0_QM_ARB_MST_CRED_STS_0 0xE08BB0
#define mmTPC0_QM_ARB_MST_CRED_STS_1 0xE08BB4
#define mmTPC0_QM_ARB_MST_CRED_STS_2 0xE08BB8
#define mmTPC0_QM_ARB_MST_CRED_STS_3 0xE08BBC
#define mmTPC0_QM_ARB_MST_CRED_STS_4 0xE08BC0
#define mmTPC0_QM_ARB_MST_CRED_STS_5 0xE08BC4
#define mmTPC0_QM_ARB_MST_CRED_STS_6 0xE08BC8
#define mmTPC0_QM_ARB_MST_CRED_STS_7 0xE08BCC
#define mmTPC0_QM_ARB_MST_CRED_STS_8 0xE08BD0
#define mmTPC0_QM_ARB_MST_CRED_STS_9 0xE08BD4
#define mmTPC0_QM_ARB_MST_CRED_STS_10 0xE08BD8
#define mmTPC0_QM_ARB_MST_CRED_STS_11 0xE08BDC
#define mmTPC0_QM_ARB_MST_CRED_STS_12 0xE08BE0
#define mmTPC0_QM_ARB_MST_CRED_STS_13 0xE08BE4
#define mmTPC0_QM_ARB_MST_CRED_STS_14 0xE08BE8
#define mmTPC0_QM_ARB_MST_CRED_STS_15 0xE08BEC
#define mmTPC0_QM_ARB_MST_CRED_STS_16 0xE08BF0
#define mmTPC0_QM_ARB_MST_CRED_STS_17 0xE08BF4
#define mmTPC0_QM_ARB_MST_CRED_STS_18 0xE08BF8
#define mmTPC0_QM_ARB_MST_CRED_STS_19 0xE08BFC
#define mmTPC0_QM_ARB_MST_CRED_STS_20 0xE08C00
#define mmTPC0_QM_ARB_MST_CRED_STS_21 0xE08C04
#define mmTPC0_QM_ARB_MST_CRED_STS_22 0xE08C08
#define mmTPC0_QM_ARB_MST_CRED_STS_23 0xE08C0C
#define mmTPC0_QM_ARB_MST_CRED_STS_24 0xE08C10
#define mmTPC0_QM_ARB_MST_CRED_STS_25 0xE08C14
#define mmTPC0_QM_ARB_MST_CRED_STS_26 0xE08C18
#define mmTPC0_QM_ARB_MST_CRED_STS_27 0xE08C1C
#define mmTPC0_QM_ARB_MST_CRED_STS_28 0xE08C20
#define mmTPC0_QM_ARB_MST_CRED_STS_29 0xE08C24
#define mmTPC0_QM_ARB_MST_CRED_STS_30 0xE08C28
#define mmTPC0_QM_ARB_MST_CRED_STS_31 0xE08C2C
#define mmTPC0_QM_CGM_CFG 0xE08C70
#define mmTPC0_QM_CGM_STS 0xE08C74
#define mmTPC0_QM_CGM_CFG1 0xE08C78
#define mmTPC0_QM_LOCAL_RANGE_BASE 0xE08C80
#define mmTPC0_QM_LOCAL_RANGE_SIZE 0xE08C84
#define mmTPC0_QM_CSMR_STRICT_PRIO_CFG 0xE08C90
#define mmTPC0_QM_HBW_RD_RATE_LIM_CFG_1 0xE08C94
#define mmTPC0_QM_LBW_WR_RATE_LIM_CFG_0 0xE08C98
#define mmTPC0_QM_LBW_WR_RATE_LIM_CFG_1 0xE08C9C
#define mmTPC0_QM_HBW_RD_RATE_LIM_CFG_0 0xE08CA0
#define mmTPC0_QM_GLBL_AXCACHE 0xE08CA4
#define mmTPC0_QM_IND_GW_APB_CFG 0xE08CB0
#define mmTPC0_QM_IND_GW_APB_WDATA 0xE08CB4
#define mmTPC0_QM_IND_GW_APB_RDATA 0xE08CB8
#define mmTPC0_QM_IND_GW_APB_STATUS 0xE08CBC
#define mmTPC0_QM_GLBL_ERR_ADDR_LO 0xE08CD0
#define mmTPC0_QM_GLBL_ERR_ADDR_HI 0xE08CD4
#define mmTPC0_QM_GLBL_ERR_WDATA 0xE08CD8
#define mmTPC0_QM_GLBL_MEM_INIT_BUSY 0xE08D00
#endif /* ASIC_REG_TPC0_QM_REGS_H_ */
|