summaryrefslogtreecommitdiffstats
path: root/src/isa-l/crc/aarch64/crc32_norm_common_pmull.h
blob: 7377e30a186a2344aa01dc89616d35b1021a3f22 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
########################################################################
#  Copyright(c) 2019 Arm Corporation All rights reserved.
#
#  Redistribution and use in source and binary forms, with or without
#  modification, are permitted provided that the following conditions
#  are met:
#    * Redistributions of source code must retain the above copyright
#      notice, this list of conditions and the following disclaimer.
#    * Redistributions in binary form must reproduce the above copyright
#      notice, this list of conditions and the following disclaimer in
#      the documentation and/or other materials provided with the
#      distribution.
#    * Neither the name of Arm Corporation nor the names of its
#      contributors may be used to endorse or promote products derived
#      from this software without specific prior written permission.
#
#  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
#  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
#  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
#  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
#  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
#  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
#  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
#  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
#  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
#  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
#  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#########################################################################

#include "crc_common_pmull.h"

.macro crc32_norm_func name:req
	.arch armv8-a+crypto
	.text
	.align	3
	.global	\name
	.type	\name, %function

/* uint32_t crc32_norm_func(uint32_t seed, uint8_t * buf, uint64_t len) */

\name\():
	mvn	w_seed, w_seed
	mov	x_counter, 0
	cmp	x_len, (FOLD_SIZE - 1)
	bhi	.crc_clmul_pre

.crc_tab_pre:
	cmp	x_len, x_counter
	bls	.done

	adrp	x_tmp, .lanchor_crc_tab
	add	x_buf_iter, x_buf, x_counter
	add	x_buf, x_buf, x_len
	add	x_crc_tab_addr, x_tmp, :lo12:.lanchor_crc_tab

	.align 3
.loop_crc_tab:
	ldrb	w_tmp, [x_buf_iter], 1
	cmp	x_buf, x_buf_iter
	eor	w_tmp, w_tmp, w_seed, lsr 24
	ldr	w_tmp, [x_crc_tab_addr, w_tmp, uxtw 2]
	eor	w_seed, w_tmp, w_seed, lsl 8
	bhi	.loop_crc_tab

.done:
	mvn	w_crc_ret, w_seed
	ret

	.align 2
.crc_clmul_pre:
	lsl	x_seed, x_seed, 32
	movi	v_x0.2s, 0
	fmov	v_x0.d[1], x_seed // save crc to v_x0

	crc_norm_load_first_block

	bls	.clmul_loop_end

	crc32_load_p4

// 1024bit --> 512bit loop
// merge x0, x1, x2, x3, y0, y1, y2, y3 => x0, x1, x2, x3 (uint64x2_t)
	crc_norm_loop

.clmul_loop_end:
// folding 512bit --> 128bit
	crc32_fold_512b_to_128b

// folding 128bit --> 64bit
	mov	x_tmp, p0_high_b0
	movk	x_tmp, p0_high_b1, lsl 16
	fmov	d_p0_high, x_tmp

	mov	x_tmp2, p0_low_b0
	movk	x_tmp2, p0_low_b1, lsl 16
	fmov	d_p0_high2, x_tmp2

	mov	d_tmp_high, v_x3.d[0]
	ext	v_tmp_high.16b, v_tmp_high.16b, v_tmp_high.16b, #12

	pmull2	v_x3.1q, v_x3.2d, v_p0.2d

	eor	v_tmp_high.16b, v_tmp_high.16b, v_x3.16b
	pmull2	v_x3.1q, v_tmp_high.2d, v_p02.2d

// barrett reduction
	mov	x_tmp2, br_high_b0
	movk	x_tmp2, br_high_b1, lsl 16
	movk	x_tmp2, br_high_b2, lsl 32
	fmov	d_br_high, x_tmp2

	mov	x_tmp, br_low_b0
	movk	x_tmp, br_low_b1, lsl 16
	movk	x_tmp, br_low_b2, lsl 32
	fmov	d_br_low, x_tmp

	eor	v_tmp_high.16b, v_tmp_high.16b, v_x3.16b
	mov	s_x3, v_tmp_high.s[1]
	pmull	v_x3.1q, v_x3.1d, v_br_low.1d

	mov s_x3, v_x3.s[1]
	pmull	v_x3.1q, v_x3.1d, v_br_high.1d
	eor	v_tmp_high.8b, v_tmp_high.8b, v_x3.8b
	umov	w_seed, v_tmp_high.s[0]

	b	.crc_tab_pre

	.size	\name, .-\name

	.section	.rodata.cst16,"aM",@progbits,16
	.align	4
.shuffle_data:
	.byte	15, 14, 13, 12, 11, 10, 9
	.byte	8, 7, 6, 5, 4, 3, 2, 1, 0
.endm