1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
|
/*******************************************************************************
Copyright (c) 2009-2019, Intel Corporation
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
* Neither the name of Intel Corporation nor the names of its contributors
may be used to endorse or promote products derived from this software
without specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*******************************************************************************/
#ifndef _SNOW3G_INTERNAL_H_
#define _SNOW3G_INTERNAL_H_
#include "intel-ipsec-mb.h"
#include "wireless_common.h"
#include "constant_lookup.h"
#define MAX_KEY_LEN (16)
#define SNOW3G_4_BYTES (4)
#define SNOW3G_8_BYTES (8)
#define SNOW3G_8_BITS (8)
#define SNOW3G_16_BYTES (16)
#define SNOW3G_16_BITS (16)
#define SNOW3G_BLOCK_SIZE (8)
#define SNOW3G_KEY_LEN_IN_BYTES (16) /* 128b */
#define SNOW3G_IV_LEN_IN_BYTES (16) /* 128b */
#define SNOW3GCONSTANT (0x1b)
/* Range of input data for SNOW3G is from 1 to 2^32 bits */
#define SNOW3G_MIN_LEN 1
#define SNOW3G_MAX_BITLEN (UINT32_MAX)
#define SNOW3G_MAX_BYTELEN (UINT32_MAX / 8)
#define ComplementaryMask64(x) ((~(x) % 64) + 1)
#define ComplementaryMask32(x) ((~(x) % 32) + 1)
#ifndef SAFE_LOOKUP
/*standard lookup */
#define SNOW3G_LOOKUP_W0(table, idx, size) \
table[idx].w0.v
#define SNOW3G_LOOKUP_W1(table, idx, size) \
table[idx].w1.v
#define SNOW3G_LOOKUP_W2(table, idx, size) \
table[idx].w2.v
#define SNOW3G_LOOKUP_W3(table, idx, size) \
table[idx].w3.v
#else
/* contant time lookup */
#if defined (AVX) || defined (AVX2)
#define SNOW3G_LOOKUP_W0(table, idx, size) \
((uint32_t)(LOOKUP64_AVX(table, idx, size) >> 0))
#define SNOW3G_LOOKUP_W1(table, idx, size) \
((uint32_t)(LOOKUP64_AVX(table, idx, size) >> 8))
#define SNOW3G_LOOKUP_W2(table, idx, size) \
((uint32_t)(LOOKUP64_AVX(table, idx, size) >> 16))
#define SNOW3G_LOOKUP_W3(table, idx, size) \
((uint32_t)(LOOKUP64_AVX(table, idx, size) >> 24))
#else
#define SNOW3G_LOOKUP_W0(table, idx, size) \
((uint32_t)(LOOKUP64_SSE(table, idx, size) >> 0))
#define SNOW3G_LOOKUP_W1(table, idx, size) \
((uint32_t)(LOOKUP64_SSE(table, idx, size) >> 8))
#define SNOW3G_LOOKUP_W2(table, idx, size) \
((uint32_t)(LOOKUP64_SSE(table, idx, size) >> 16))
#define SNOW3G_LOOKUP_W3(table, idx, size) \
((uint32_t)(LOOKUP64_SSE(table, idx, size) >> 24))
#endif /* AVX || AVX2 */
#endif /* SAFE_LOOKUP */
typedef union SafeBuffer {
uint64_t b64;
uint32_t b32[2];
uint8_t b8[SNOW3G_8_BYTES];
} SafeBuf;
typedef struct snow3gKeyState1_s {
/* 16 LFSR stages */
uint32_t LFSR_S[16];
/* 3 FSM states */
uint32_t FSM_R3;
uint32_t FSM_R2;
uint32_t FSM_R1;
} DECLARE_ALIGNED(snow3gKeyState1_t, 16);
typedef struct snow3gKeyState4_s {
/* 16 LFSR stages */
__m128i LFSR_X[16];
/* 3 FSM states */
__m128i FSM_X[3];
uint32_t iLFSR_X;
} snow3gKeyState4_t;
#ifdef _WIN32
#pragma pack(push,1)
#define DECLARE_PACKED_UINT32(x) uint32_t x
#else
#define DECLARE_PACKED_UINT32(x) uint32_t x __attribute__((__packed__))
#endif
typedef union snow3gTableEntry_u {
uint64_t v;
struct {
uint8_t shift[3];
DECLARE_PACKED_UINT32(v);
} w3;
struct {
uint8_t shift[2];
DECLARE_PACKED_UINT32(v);
} w2;
struct {
uint8_t shift[1];
DECLARE_PACKED_UINT32(v);
} w1;
struct {
uint8_t shift[4];
DECLARE_PACKED_UINT32(v);
} w0;
} snow3gTableEntry_t;
#ifdef _WIN32
#pragma pack(pop)
#endif
#define rotl32(x, n) (((x) << (n)) | ((x) >> (32 - (n))))
#define rotr32(x, n) (((x) << (32 - (n))) | ((x) >> (n)))
#define rotl8(x, n) (((x) << (n)) | ((x) >> (8 - (n))))
#define rotr8(x, n) (((x) << (8 - (n))) | ((x) >> (n)))
/*************************************************************************
* @description - snow3g internal tables
*************************************************************************/
extern const int snow3g_table_A_mul[256];
extern const int snow3g_table_A_div[256];
extern snow3gTableEntry_t snow3g_table_S1[256];
extern snow3gTableEntry_t snow3g_table_S2[256];
extern const int S1_T0[256];
extern const int S1_T1[256];
extern const int S1_T2[256];
extern const int S1_T3[256];
extern const int S2_T0[256];
extern const int S2_T1[256];
extern const int S2_T2[256];
extern const int S2_T3[256];
/* -------------------------------------------------------------------
* combined S-Box processing for reduced instruction dependencies
*
* S1_S2_1 : 2 S-Box , 1 packet at a time
* S1_S2_S3_1 : 3 S-Box at the same time
*
* S1_S2_4 : 2 S-Box , 4 packets at a time
*
* ------------------------------------------------------------------ */
#ifdef AVX2
#define _mm256_set_m128i(/* __m128i */ hi, /* __m128i */ lo) \
_mm256_insertf128_si256(_mm256_castsi128_si256(lo), (hi), 0x1)
#ifndef _mm256_loadu2_m128i
#define _mm256_loadu2_m128i(hi, lo) \
_mm256_inserti128_si256( \
_mm256_castsi128_si256(_mm_loadu_si128((const __m128i *)lo)), \
_mm_loadu_si128((const __m128i *)hi), 1)
#endif /* _mm256_loadu2_m128i */
typedef struct snow3gKeyState8_s {
/* 16 LFSR stages */
__m256i LFSR_X[16];
/* 3 FSM states */
__m256i FSM_X[3];
uint32_t iLFSR_X;
} snow3gKeyState8_t;
/* Sbox Snow3g_S1 and Snow3g_S2 with dependency unrolling
* for n in [0..3]
* w[n-1] = k; y[n] = Snow3g_S2(w[n]); k = Snow3g_S1(x[n])
*
*
*/
#define S1_S2_8(y, w, x, k, l, n) \
do { \
uint8_t w0, w1, w2, w3; \
uint8_t x0, x1, x2, x3; \
uint32_t ty = l; \
w3 = _mm256_extract_epi8(w, (4 * n + 0)); \
w2 = _mm256_extract_epi8(w, (4 * n + 1)); \
w1 = _mm256_extract_epi8(w, (4 * n + 2)); \
w0 = _mm256_extract_epi8(w, (4 * n + 3)); \
l = snow3g_table_S2[w3].w3.v ^ snow3g_table_S2[w2].w2.v ^ \
snow3g_table_S2[w1].w1.v ^ snow3g_table_S2[w0].w0.v; \
if (n != 0) \
w = _mm256_insert_epi32(w, k, (n - 1)); \
if (n != 0) \
y = _mm256_insert_epi32(y, ty, (n - 1)); \
x3 = _mm256_extract_epi8(x, (4 * n + 0)); \
x2 = _mm256_extract_epi8(x, (4 * n + 1)); \
x1 = _mm256_extract_epi8(x, (4 * n + 2)); \
x0 = _mm256_extract_epi8(x, (4 * n + 3)); \
k = snow3g_table_S1[x3].w3.v ^ snow3g_table_S1[x2].w2.v ^ \
snow3g_table_S1[x1].w1.v ^ snow3g_table_S1[x0].w0.v; \
if (n == 7) \
w = _mm256_insert_epi32(w, k, n); \
if (n == 7) \
y = _mm256_insert_epi32(y, l, n); \
} while (0)
#endif /* AVX2 */
#if defined (NO_AESNI) || defined (SAFE_LOOKUP)
/* help compilers to interleave the
* operations and table access latencies
*/
/* Sbox Snow3g_S1 and Snow3g_S2, simple C code
* y = Snow3g_S2(w); w = Snow3g_S1(x);
*/
#define S1_S2_1(y, w, x) \
do { \
uint32_t w0, w1, w2, w3; \
uint32_t x0, x1, x2, x3; \
uint32_t tw, tx; \
w3 = w & 0xff; \
x3 = x & 0xff; \
tw = SNOW3G_LOOKUP_W3(snow3g_table_S2, w3, \
sizeof(snow3g_table_S2)); \
tx = SNOW3G_LOOKUP_W3(snow3g_table_S1, x3, \
sizeof(snow3g_table_S1)); \
w0 = w >> 24; \
x0 = x >> 24; \
tw ^= SNOW3G_LOOKUP_W0(snow3g_table_S2, w0, \
sizeof(snow3g_table_S2)); \
tx ^= SNOW3G_LOOKUP_W0(snow3g_table_S1, x0, \
sizeof(snow3g_table_S1)); \
w1 = (w >> 16) & 0xff; \
x1 = (x >> 16) & 0xff; \
tw ^= SNOW3G_LOOKUP_W1(snow3g_table_S2, w1, \
sizeof(snow3g_table_S2)); \
tx ^= SNOW3G_LOOKUP_W1(snow3g_table_S1, x1, \
sizeof(snow3g_table_S1)); \
w2 = (w >> 8) & 0xff; \
x2 = (x >> 8) & 0xff; \
y = tw ^ SNOW3G_LOOKUP_W2(snow3g_table_S2, w2, \
sizeof(snow3g_table_S2)); \
w = tx ^ SNOW3G_LOOKUP_W2(snow3g_table_S1, x2, \
sizeof(snow3g_table_S1)); \
} while (0)
/* Sbox Snow3g_S1 and Snow3g_S2, simple C code
* y = Snow3g_S2(w); w = Snow3g_S1(x); u = Snow3g_S1(z);
*/
#define S1_S2_S3_1(y, w, x, u, z) \
do { \
unsigned w0, w1, w2, w3; \
unsigned x0, x1, x2, x3; \
unsigned z0, z1, z2, z3; \
uint32_t tw, tx, tz; \
w3 = w & 0xff; \
x3 = x & 0xff; \
z3 = z & 0xff; \
tw = SNOW3G_LOOKUP_W3(snow3g_table_S2, w3, \
sizeof(snow3g_table_S2)); \
tx = SNOW3G_LOOKUP_W3(snow3g_table_S1, x3, \
sizeof(snow3g_table_S1)); \
tz = SNOW3G_LOOKUP_W3(snow3g_table_S1, z3, \
sizeof(snow3g_table_S1)); \
w0 = w >> 24; \
x0 = x >> 24; \
z0 = z >> 24; \
tw ^= SNOW3G_LOOKUP_W0(snow3g_table_S2, w0, \
sizeof(snow3g_table_S2)); \
tx ^= SNOW3G_LOOKUP_W0(snow3g_table_S1, x0, \
sizeof(snow3g_table_S1)); \
tz ^= SNOW3G_LOOKUP_W0(snow3g_table_S1, z0, \
sizeof(snow3g_table_S1)); \
w1 = (w >> 16) & 0xff; \
x1 = (x >> 16) & 0xff; \
z1 = (z >> 16) & 0xff; \
tw ^= SNOW3G_LOOKUP_W1(snow3g_table_S2, w1, \
sizeof(snow3g_table_S2)); \
tx ^= SNOW3G_LOOKUP_W1(snow3g_table_S1, x1, \
sizeof(snow3g_table_S1)); \
tz ^= SNOW3G_LOOKUP_W1(snow3g_table_S1, z1, \
sizeof(snow3g_table_S1)); \
w2 = (w >> 8) & 0xff; \
x2 = (x >> 8) & 0xff; \
z2 = (z >> 8) & 0xff; \
y = tw ^ SNOW3G_LOOKUP_W2(snow3g_table_S2, w2, \
sizeof(snow3g_table_S2)); \
w = tx ^ SNOW3G_LOOKUP_W2(snow3g_table_S1, x2, \
sizeof(snow3g_table_S1)); \
u = tz ^ SNOW3G_LOOKUP_W2(snow3g_table_S1, z2, \
sizeof(snow3g_table_S1)); \
} while (0)
/* Sbox Snow3g_S1 and Snow3g_S2 with dependency unrolling
* for n in [0..3]
* w[n-1] = k; y[n] = Snow3g_S2(w[n]); k = Snow3g_S1(x[n])
*
*
*/
#define S1_S2_4(y, w, x, k, l, n) \
do { \
unsigned w0, w1, w2, w3; \
unsigned x0, x1, x2, x3; \
uint32_t ty = l; \
w3 = _mm_extract_epi8(w, (4 * n + 0)); \
w2 = _mm_extract_epi8(w, (4 * n + 1)); \
w1 = _mm_extract_epi8(w, (4 * n + 2)); \
w0 = _mm_extract_epi8(w, (4 * n + 3)); \
l = SNOW3G_LOOKUP_W3(snow3g_table_S2, w3, \
sizeof(snow3g_table_S2)) ^ \
SNOW3G_LOOKUP_W2(snow3g_table_S2, w2, \
sizeof(snow3g_table_S2)) ^ \
SNOW3G_LOOKUP_W1(snow3g_table_S2, w1, \
sizeof(snow3g_table_S2)) ^ \
SNOW3G_LOOKUP_W0(snow3g_table_S2, w0, \
sizeof(snow3g_table_S2)); \
if (n != 0) \
w = _mm_insert_epi32(w, k, (n - 1)); \
if (n != 0) \
y = _mm_insert_epi32(y, ty, (n - 1)); \
x3 = _mm_extract_epi8(x, (4 * n + 0)); \
x2 = _mm_extract_epi8(x, (4 * n + 1)); \
x1 = _mm_extract_epi8(x, (4 * n + 2)); \
x0 = _mm_extract_epi8(x, (4 * n + 3)); \
k = SNOW3G_LOOKUP_W3(snow3g_table_S1, x3, \
sizeof(snow3g_table_S1)) ^ \
SNOW3G_LOOKUP_W2(snow3g_table_S1, x2, \
sizeof(snow3g_table_S1)) ^ \
SNOW3G_LOOKUP_W1(snow3g_table_S1, x1, \
sizeof(snow3g_table_S1)) ^ \
SNOW3G_LOOKUP_W0(snow3g_table_S1, x0, \
sizeof(snow3g_table_S1)); \
if (n == 3) \
w = _mm_insert_epi32(w, k, n); \
if (n == 3) \
y = _mm_insert_epi32(y, l, n); \
} while (0)
#else /* SSE/AVX */
/* use AES-NI Rijndael for Snow3G Sbox, overlap the latency
* of AESENC with Snow3g_S2 sbox calculations
*/
/* Sbox Snow3g_S1 and Snow3g_S2, simple C code
* y = Snow3g_S2(w); w = rijndael Snow3g_S1(x);
*/
#define S1_S2_1(y, w, x) \
do { \
__m128i m10, m11; \
m11 = _mm_cvtsi32_si128(x); \
m10 = _mm_setzero_si128(); \
m11 = _mm_shuffle_epi32(m11, 0x0); \
m11 = _mm_aesenc_si128(m11, m10); \
y = Snow3g_S2(w); \
w = _mm_cvtsi128_si32(m11); \
} while (0)
/* Sbox Snow3g_S1 and Snow3g_S2
* y = Snow3g_S2(w); w = rijndael Snow3g_S1(x); u = rijndael Snow3g_S1(z);
*/
#define S1_S2_S3_1(y, w, x, v, z) \
do { \
__m128i m10, m11, m12; \
m11 = _mm_cvtsi32_si128(x); \
m10 = _mm_setzero_si128(); \
m11 = _mm_shuffle_epi32(m11, 0x0); \
m11 = _mm_aesenc_si128(m11, m10); \
m12 = _mm_cvtsi32_si128(z); \
m12 = _mm_shuffle_epi32(m12, 0x0); \
m12 = _mm_aesenc_si128(m12, m10); \
y = Snow3g_S2(w); \
w = _mm_cvtsi128_si32(m11); \
v = _mm_cvtsi128_si32(m12); \
} while (0)
/* Sbox Snow3g_S1 and Snow3g_S2
* for n in [0..3]
* extract packet data
* y = Snow3g_S2(w); w = rijndael Snow3g_S1(x)
* insert the result data
*/
#define S1_S2_4(y, w, x, k, n) \
do { \
uint32_t ty; \
unsigned w0, w1, w2, w3; \
__m128i m10, m11; \
m10 = _mm_setzero_si128(); \
m11 = _mm_shuffle_epi32( \
x, ((n << 6) | (n << 4) | (n << 2) | (n << 0))); \
m11 = _mm_aesenc_si128(m11, m10); \
w3 = _mm_extract_epi8(w, (4 * n + 0)); \
w2 = _mm_extract_epi8(w, (4 * n + 1)); \
w1 = _mm_extract_epi8(w, (4 * n + 2)); \
w0 = _mm_extract_epi8(w, (4 * n + 3)); \
ty = snow3g_table_S2[w3].w3.v ^ snow3g_table_S2[w1].w1.v ^ \
snow3g_table_S2[w2].w2.v ^ snow3g_table_S2[w0].w0.v; \
if (n != 0) \
w = _mm_insert_epi32(w, k, (n - 1)); \
k = _mm_cvtsi128_si32(m11); \
if (n == 3) \
w = _mm_insert_epi32(w, k, n); \
y = _mm_insert_epi32(y, ty, n); \
} while (0)
#endif /* NO_AESNI || SAFE_LOOKUP */
/* -------------------------------------------------------------------
* Sbox Snow3g_S1 maps a 32bit input to a 32bit output
* ------------------------------------------------------------------ */
static inline uint32_t Snow3g_S1(uint32_t w)
{
uint32_t w0, w1, w2, w3;
w3 = w & 0xff;
w1 = (w >> 16) & 0xff;
w2 = (w >> 8) & 0xff;
w0 = w >> 24;
return snow3g_table_S1[w3].w3.v ^ snow3g_table_S1[w1].w1.v ^
snow3g_table_S1[w2].w2.v ^ snow3g_table_S1[w0].w0.v;
}
/* -------------------------------------------------------------------
* Sbox Snow3g_S2 maps a 32bit input to a 32bit output
* ------------------------------------------------------------------ */
static inline uint32_t Snow3g_S2(uint32_t w)
{
uint32_t w0, w1, w2, w3;
w3 = w & 0xff;
w1 = (w >> 16) & 0xff;
w2 = (w >> 8) & 0xff;
w0 = w >> 24;
return snow3g_table_S2[w3].w3.v ^ snow3g_table_S2[w1].w1.v ^
snow3g_table_S2[w2].w2.v ^ snow3g_table_S2[w0].w0.v;
}
/* -------------------------------------------------------------------
* LFSR array shift by 1 position
* ------------------------------------------------------------------ */
static inline void ShiftLFSR_1(snow3gKeyState1_t *pCtx)
{
uint32_t i;
for (i = 0; i < 15; i++)
pCtx->LFSR_S[i] = pCtx->LFSR_S[i + 1];
}
/* -------------------------------------------------------------------
* LFSR array shift by 2 positions
* ------------------------------------------------------------------ */
static inline void ShiftTwiceLFSR_1(snow3gKeyState1_t *pCtx)
{
int i;
for (i = 0; i < 14; i++)
pCtx->LFSR_S[i] = pCtx->LFSR_S[i + 2];
}
/* -------------------------------------------------------------------
* ClockFSM function as defined in snow3g standard
* The FSM has 2 input words S5 and S15 from the LFSR
* produces a 32 bit output word F
* ------------------------------------------------------------------ */
static inline void ClockFSM_1(snow3gKeyState1_t *pCtx, uint32_t *data)
{
uint32_t F, R;
F = pCtx->LFSR_S[15] + pCtx->FSM_R1;
R = pCtx->FSM_R3 ^ pCtx->LFSR_S[5];
*data = F ^ pCtx->FSM_R2;
R += pCtx->FSM_R2;
S1_S2_1(pCtx->FSM_R3, pCtx->FSM_R2, pCtx->FSM_R1);
pCtx->FSM_R1 = R;
}
/* -------------------------------------------------------------------
* ClockLFSR functin as defined in snow3g standard
* ------------------------------------------------------------------ */
static inline void ClockLFSR_1(snow3gKeyState1_t *pCtx)
{
uint32_t V = pCtx->LFSR_S[2];
uint32_t S0 = pCtx->LFSR_S[0];
uint32_t S11 = pCtx->LFSR_S[11];
V ^= snow3g_table_A_mul[S0 >> 24];
V ^= snow3g_table_A_div[S11 & 0xff];
V ^= S0 << 8;
V ^= S11 >> 8;
ShiftLFSR_1(pCtx);
pCtx->LFSR_S[15] = V;
}
/**
*******************************************************************************
* @description
* This function initializes the key schedule for 1 buffer for snow3g f8/f9.
*
* @param[in] pCtx Context where the scheduled keys are stored
* @param [in] pKeySched Key schedule
* @param [in] pIV IV
*
******************************************************************************/
static inline void
snow3gStateInitialize_1(snow3gKeyState1_t *pCtx,
const snow3g_key_schedule_t *pKeySched,
const void *pIV)
{
uint32_t K, L;
int i;
uint32_t V0, V1;
uint32_t F0, F1;
uint32_t L0, L1, L11, L12;
uint32_t R0, R1;
uint32_t FSM2, FSM3, FSM4;
const uint32_t *pIV32 = pIV;
/* LFSR initialisation */
for (i = 0; i < 4; i++) {
K = pKeySched->k[i];
L = ~K;
pCtx->LFSR_S[i + 4] = K;
pCtx->LFSR_S[i + 12] = K;
pCtx->LFSR_S[i + 0] = L;
pCtx->LFSR_S[i + 8] = L;
}
pCtx->LFSR_S[15] ^= BSWAP32(pIV32[3]);
pCtx->LFSR_S[12] ^= BSWAP32(pIV32[2]);
pCtx->LFSR_S[10] ^= BSWAP32(pIV32[1]);
pCtx->LFSR_S[9] ^= BSWAP32(pIV32[0]);
/* FSM initialialization */
FSM2 = 0x0;
FSM3 = 0x0;
FSM4 = 0x0;
R1 = 0x0;
V1 = pCtx->LFSR_S[15];
for (i = 0; i < 16; i++) {
/* clock FSM + clock LFSR + clockFSM + clock LFSR */
L0 = pCtx->LFSR_S[0];
L1 = pCtx->LFSR_S[1];
V0 = pCtx->LFSR_S[2];
F0 = V1 + R1; /** (s15 + R1) **/
V1 = pCtx->LFSR_S[3];
V0 ^= snow3g_table_A_mul[L0 >> 24]; /* MUL(s0,0 ) */
F0 ^= FSM2; /** (s15 + R1) ^ R2 **/
V1 ^= snow3g_table_A_mul[L1 >> 24];
L11 = pCtx->LFSR_S[11];
L12 = pCtx->LFSR_S[12];
R0 = FSM3 ^ pCtx->LFSR_S[5]; /*** (R3 ^ s5 ) ***/
V0 ^= snow3g_table_A_div[L11 & 0xff]; /* DIV(s11,3 )*/
R0 += FSM2; /*** R2 + (R3 ^ s5 ) ***/
V1 ^= snow3g_table_A_div[L12 & 0xff];
V0 ^= L0 << 8; /* (s0,1 || s0,2 || s0,3 || 0x00) */
V1 ^= L1 << 8;
V0 ^= L11 >> 8; /* (0x00 || s11,0 || s11,1 || s11,2 ) */
V1 ^= L12 >> 8;
S1_S2_S3_1(FSM3, FSM2, R1, FSM4, R0);
V0 ^= F0; /* ^F */
R1 = FSM3 ^ pCtx->LFSR_S[6];
F1 = V0 + R0;
F1 ^= FSM2;
R1 += FSM2;
FSM3 = Snow3g_S2(FSM2);
FSM2 = FSM4;
V1 ^= F1;
/* shift LFSR twice */
ShiftTwiceLFSR_1(pCtx);
pCtx->LFSR_S[14] = V0;
pCtx->LFSR_S[15] = V1;
}
/* set FSM into scheduling structure */
pCtx->FSM_R3 = FSM3;
pCtx->FSM_R2 = FSM2;
pCtx->FSM_R1 = R1;
}
/**
*******************************************************************************
* @description
* This function generates 5 words of keystream used in the initial stages
* of snow3g F9.
*
* @param[in] pCtx Context where the scheduled
*keys are stored
* @param[in/out] pKeyStream Pointer to the generated keystream
*
******************************************************************************/
static inline void snow3g_f9_keystream_words(snow3gKeyState1_t *pCtx,
uint32_t *pKeyStream)
{
uint32_t F, XX;
int i;
ClockFSM_1(pCtx, &XX);
ClockLFSR_1(pCtx);
for (i = 0; i < 5; i++) {
ClockFSM_1(pCtx, &F);
pKeyStream[i] = F ^ pCtx->LFSR_S[0];
ClockLFSR_1(pCtx);
}
}
#endif /* _SNOW3G_INTERNAL_H_ */
|
