From 2c3c1048746a4622d8c89a29670120dc8fab93c4 Mon Sep 17 00:00:00 2001 From: Daniel Baumann Date: Sun, 7 Apr 2024 20:49:45 +0200 Subject: Adding upstream version 6.1.76. Signed-off-by: Daniel Baumann --- .../arch/x86/westmereep-dp/virtual-memory.json | 173 +++++++++++++++++++++ 1 file changed, 173 insertions(+) create mode 100644 tools/perf/pmu-events/arch/x86/westmereep-dp/virtual-memory.json (limited to 'tools/perf/pmu-events/arch/x86/westmereep-dp/virtual-memory.json') diff --git a/tools/perf/pmu-events/arch/x86/westmereep-dp/virtual-memory.json b/tools/perf/pmu-events/arch/x86/westmereep-dp/virtual-memory.json new file mode 100644 index 000000000..8099e6700 --- /dev/null +++ b/tools/perf/pmu-events/arch/x86/westmereep-dp/virtual-memory.json @@ -0,0 +1,173 @@ +[ + { + "BriefDescription": "DTLB load misses", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.ANY", + "SampleAfterValue": "200000", + "UMask": "0x1" + }, + { + "BriefDescription": "DTLB load miss large page walks", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.LARGE_WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x80" + }, + { + "BriefDescription": "DTLB load miss caused by low part of address", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.PDE_MISS", + "SampleAfterValue": "200000", + "UMask": "0x20" + }, + { + "BriefDescription": "DTLB second level hit", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.STLB_HIT", + "SampleAfterValue": "2000000", + "UMask": "0x10" + }, + { + "BriefDescription": "DTLB load miss page walks complete", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x2" + }, + { + "BriefDescription": "DTLB load miss page walk cycles", + "Counter": "0,1,2,3", + "EventCode": "0x8", + "EventName": "DTLB_LOAD_MISSES.WALK_CYCLES", + "SampleAfterValue": "200000", + "UMask": "0x4" + }, + { + "BriefDescription": "DTLB misses", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.ANY", + "SampleAfterValue": "200000", + "UMask": "0x1" + }, + { + "BriefDescription": "DTLB miss large page walks", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.LARGE_WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x80" + }, + { + "BriefDescription": "DTLB misses casued by low part of address", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.PDE_MISS", + "SampleAfterValue": "200000", + "UMask": "0x20" + }, + { + "BriefDescription": "DTLB first level misses but second level hit", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.STLB_HIT", + "SampleAfterValue": "200000", + "UMask": "0x10" + }, + { + "BriefDescription": "DTLB miss page walks", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x2" + }, + { + "BriefDescription": "DTLB miss page walk cycles", + "Counter": "0,1,2,3", + "EventCode": "0x49", + "EventName": "DTLB_MISSES.WALK_CYCLES", + "SampleAfterValue": "2000000", + "UMask": "0x4" + }, + { + "BriefDescription": "Extended Page Table walk cycles", + "Counter": "0,1,2,3", + "EventCode": "0x4F", + "EventName": "EPT.WALK_CYCLES", + "SampleAfterValue": "2000000", + "UMask": "0x10" + }, + { + "BriefDescription": "ITLB flushes", + "Counter": "0,1,2,3", + "EventCode": "0xAE", + "EventName": "ITLB_FLUSH", + "SampleAfterValue": "2000000", + "UMask": "0x1" + }, + { + "BriefDescription": "ITLB miss", + "Counter": "0,1,2,3", + "EventCode": "0x85", + "EventName": "ITLB_MISSES.ANY", + "SampleAfterValue": "200000", + "UMask": "0x1" + }, + { + "BriefDescription": "ITLB miss large page walks", + "Counter": "0,1,2,3", + "EventCode": "0x85", + "EventName": "ITLB_MISSES.LARGE_WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x80" + }, + { + "BriefDescription": "ITLB miss page walks", + "Counter": "0,1,2,3", + "EventCode": "0x85", + "EventName": "ITLB_MISSES.WALK_COMPLETED", + "SampleAfterValue": "200000", + "UMask": "0x2" + }, + { + "BriefDescription": "ITLB miss page walk cycles", + "Counter": "0,1,2,3", + "EventCode": "0x85", + "EventName": "ITLB_MISSES.WALK_CYCLES", + "SampleAfterValue": "2000000", + "UMask": "0x4" + }, + { + "BriefDescription": "Retired instructions that missed the ITLB (Precise Event)", + "Counter": "0,1,2,3", + "EventCode": "0xC8", + "EventName": "ITLB_MISS_RETIRED", + "PEBS": "1", + "SampleAfterValue": "200000", + "UMask": "0x20" + }, + { + "BriefDescription": "Retired loads that miss the DTLB (Precise Event)", + "Counter": "0,1,2,3", + "EventCode": "0xCB", + "EventName": "MEM_LOAD_RETIRED.DTLB_MISS", + "PEBS": "1", + "SampleAfterValue": "200000", + "UMask": "0x80" + }, + { + "BriefDescription": "Retired stores that miss the DTLB (Precise Event)", + "Counter": "0,1,2,3", + "EventCode": "0xC", + "EventName": "MEM_STORE_RETIRED.DTLB_MISS", + "PEBS": "1", + "SampleAfterValue": "200000", + "UMask": "0x1" + } +] -- cgit v1.2.3