1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright (C) 2020 HabanaLabs Ltd.
* All Rights Reserved.
*/
#ifndef __GAUDI2_ARC_COMMON_PACKETS_H__
#define __GAUDI2_ARC_COMMON_PACKETS_H__
/*
* CPU IDs for each ARC CPUs
*/
#define CPU_ID_SCHED_ARC0 0 /* FARM_ARC0 */
#define CPU_ID_SCHED_ARC1 1 /* FARM_ARC1 */
#define CPU_ID_SCHED_ARC2 2 /* FARM_ARC2 */
#define CPU_ID_SCHED_ARC3 3 /* FARM_ARC3 */
/* Dcore1 MME Engine ARC instance used as scheduler */
#define CPU_ID_SCHED_ARC4 4 /* DCORE1_MME0 */
/* Dcore3 MME Engine ARC instance used as scheduler */
#define CPU_ID_SCHED_ARC5 5 /* DCORE3_MME0 */
#define CPU_ID_TPC_QMAN_ARC0 6 /* DCORE0_TPC0 */
#define CPU_ID_TPC_QMAN_ARC1 7 /* DCORE0_TPC1 */
#define CPU_ID_TPC_QMAN_ARC2 8 /* DCORE0_TPC2 */
#define CPU_ID_TPC_QMAN_ARC3 9 /* DCORE0_TPC3 */
#define CPU_ID_TPC_QMAN_ARC4 10 /* DCORE0_TPC4 */
#define CPU_ID_TPC_QMAN_ARC5 11 /* DCORE0_TPC5 */
#define CPU_ID_TPC_QMAN_ARC6 12 /* DCORE1_TPC0 */
#define CPU_ID_TPC_QMAN_ARC7 13 /* DCORE1_TPC1 */
#define CPU_ID_TPC_QMAN_ARC8 14 /* DCORE1_TPC2 */
#define CPU_ID_TPC_QMAN_ARC9 15 /* DCORE1_TPC3 */
#define CPU_ID_TPC_QMAN_ARC10 16 /* DCORE1_TPC4 */
#define CPU_ID_TPC_QMAN_ARC11 17 /* DCORE1_TPC5 */
#define CPU_ID_TPC_QMAN_ARC12 18 /* DCORE2_TPC0 */
#define CPU_ID_TPC_QMAN_ARC13 19 /* DCORE2_TPC1 */
#define CPU_ID_TPC_QMAN_ARC14 20 /* DCORE2_TPC2 */
#define CPU_ID_TPC_QMAN_ARC15 21 /* DCORE2_TPC3 */
#define CPU_ID_TPC_QMAN_ARC16 22 /* DCORE2_TPC4 */
#define CPU_ID_TPC_QMAN_ARC17 23 /* DCORE2_TPC5 */
#define CPU_ID_TPC_QMAN_ARC18 24 /* DCORE3_TPC0 */
#define CPU_ID_TPC_QMAN_ARC19 25 /* DCORE3_TPC1 */
#define CPU_ID_TPC_QMAN_ARC20 26 /* DCORE3_TPC2 */
#define CPU_ID_TPC_QMAN_ARC21 27 /* DCORE3_TPC3 */
#define CPU_ID_TPC_QMAN_ARC22 28 /* DCORE3_TPC4 */
#define CPU_ID_TPC_QMAN_ARC23 29 /* DCORE3_TPC5 */
#define CPU_ID_TPC_QMAN_ARC24 30 /* DCORE0_TPC6 - Never present */
#define CPU_ID_MME_QMAN_ARC0 31 /* DCORE0_MME0 */
#define CPU_ID_MME_QMAN_ARC1 32 /* DCORE2_MME0 */
#define CPU_ID_EDMA_QMAN_ARC0 33 /* DCORE0_EDMA0 */
#define CPU_ID_EDMA_QMAN_ARC1 34 /* DCORE0_EDMA1 */
#define CPU_ID_EDMA_QMAN_ARC2 35 /* DCORE1_EDMA0 */
#define CPU_ID_EDMA_QMAN_ARC3 36 /* DCORE1_EDMA1 */
#define CPU_ID_EDMA_QMAN_ARC4 37 /* DCORE2_EDMA0 */
#define CPU_ID_EDMA_QMAN_ARC5 38 /* DCORE2_EDMA1 */
#define CPU_ID_EDMA_QMAN_ARC6 39 /* DCORE3_EDMA0 */
#define CPU_ID_EDMA_QMAN_ARC7 40 /* DCORE3_EDMA1 */
#define CPU_ID_PDMA_QMAN_ARC0 41 /* DCORE0_PDMA0 */
#define CPU_ID_PDMA_QMAN_ARC1 42 /* DCORE0_PDMA1 */
#define CPU_ID_ROT_QMAN_ARC0 43 /* ROT0 */
#define CPU_ID_ROT_QMAN_ARC1 44 /* ROT1 */
#define CPU_ID_NIC_QMAN_ARC0 45 /* NIC0_0 */
#define CPU_ID_NIC_QMAN_ARC1 46 /* NIC0_1 */
#define CPU_ID_NIC_QMAN_ARC2 47 /* NIC1_0 */
#define CPU_ID_NIC_QMAN_ARC3 48 /* NIC1_1 */
#define CPU_ID_NIC_QMAN_ARC4 49 /* NIC2_0 */
#define CPU_ID_NIC_QMAN_ARC5 50 /* NIC2_1 */
#define CPU_ID_NIC_QMAN_ARC6 51 /* NIC3_0 */
#define CPU_ID_NIC_QMAN_ARC7 52 /* NIC3_1 */
#define CPU_ID_NIC_QMAN_ARC8 53 /* NIC4_0 */
#define CPU_ID_NIC_QMAN_ARC9 54 /* NIC4_1 */
#define CPU_ID_NIC_QMAN_ARC10 55 /* NIC5_0 */
#define CPU_ID_NIC_QMAN_ARC11 56 /* NIC5_1 */
#define CPU_ID_NIC_QMAN_ARC12 57 /* NIC6_0 */
#define CPU_ID_NIC_QMAN_ARC13 58 /* NIC6_1 */
#define CPU_ID_NIC_QMAN_ARC14 59 /* NIC7_0 */
#define CPU_ID_NIC_QMAN_ARC15 60 /* NIC7_1 */
#define CPU_ID_NIC_QMAN_ARC16 61 /* NIC8_0 */
#define CPU_ID_NIC_QMAN_ARC17 62 /* NIC8_1 */
#define CPU_ID_NIC_QMAN_ARC18 63 /* NIC9_0 */
#define CPU_ID_NIC_QMAN_ARC19 64 /* NIC9_1 */
#define CPU_ID_NIC_QMAN_ARC20 65 /* NIC10_0 */
#define CPU_ID_NIC_QMAN_ARC21 66 /* NIC10_1 */
#define CPU_ID_NIC_QMAN_ARC22 67 /* NIC11_0 */
#define CPU_ID_NIC_QMAN_ARC23 68 /* NIC11_1 */
#define CPU_ID_MAX 69
#define CPU_ID_SCHED_MAX 6
#define CPU_ID_ALL 0xFE
#define CPU_ID_INVALID 0xFF
enum arc_regions_t {
ARC_REGION0_UNSED = 0,
/*
* Extension registers
* None
*/
ARC_REGION1_SRAM = 1,
/*
* Extension registers
* AUX_SRAM_LSB_ADDR
* AUX_SRAM_MSB_ADDR
* ARC Address: 0x1000_0000
*/
ARC_REGION2_CFG = 2,
/*
* Extension registers
* AUX_CFG_LSB_ADDR
* AUX_CFG_MSB_ADDR
* ARC Address: 0x2000_0000
*/
ARC_REGION3_GENERAL = 3,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_0
* AUX_GENERAL_PURPOSE_MSB_ADDR_0
* ARC Address: 0x3000_0000
*/
ARC_REGION4_HBM0_FW = 4,
/*
* Extension registers
* AUX_HBM0_LSB_ADDR
* AUX_HBM0_MSB_ADDR
* AUX_HBM0_OFFSET
* ARC Address: 0x4000_0000
*/
ARC_REGION5_HBM1_GC_DATA = 5,
/*
* Extension registers
* AUX_HBM1_LSB_ADDR
* AUX_HBM1_MSB_ADDR
* AUX_HBM1_OFFSET
* ARC Address: 0x5000_0000
*/
ARC_REGION6_HBM2_GC_DATA = 6,
/*
* Extension registers
* AUX_HBM2_LSB_ADDR
* AUX_HBM2_MSB_ADDR
* AUX_HBM2_OFFSET
* ARC Address: 0x6000_0000
*/
ARC_REGION7_HBM3_GC_DATA = 7,
/*
* Extension registers
* AUX_HBM3_LSB_ADDR
* AUX_HBM3_MSB_ADDR
* AUX_HBM3_OFFSET
* ARC Address: 0x7000_0000
*/
ARC_REGION8_DCCM = 8,
/*
* Extension registers
* None
* ARC Address: 0x8000_0000
*/
ARC_REGION9_PCIE = 9,
/*
* Extension registers
* AUX_PCIE_LSB_ADDR
* AUX_PCIE_MSB_ADDR
* ARC Address: 0x9000_0000
*/
ARC_REGION10_GENERAL = 10,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_1
* AUX_GENERAL_PURPOSE_MSB_ADDR_1
* ARC Address: 0xA000_0000
*/
ARC_REGION11_GENERAL = 11,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_2
* AUX_GENERAL_PURPOSE_MSB_ADDR_2
* ARC Address: 0xB000_0000
*/
ARC_REGION12_GENERAL = 12,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_3
* AUX_GENERAL_PURPOSE_MSB_ADDR_3
* ARC Address: 0xC000_0000
*/
ARC_REGION13_GENERAL = 13,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_4
* AUX_GENERAL_PURPOSE_MSB_ADDR_4
* ARC Address: 0xD000_0000
*/
ARC_REGION14_GENERAL = 14,
/*
* Extension registers
* AUX_GENERAL_PURPOSE_LSB_ADDR_5
* AUX_GENERAL_PURPOSE_MSB_ADDR_5
* ARC Address: 0xE000_0000
*/
ARC_REGION15_LBU = 15
/*
* Extension registers
* None
* ARC Address: 0xF000_0000
*/
};
#endif /* __GAUDI2_ARC_COMMON_PACKETS_H__ */
|
