summaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/clock/mt7621-clk.h
blob: 1422badcf9deb1f82d7d40b5feebb359ba7c9272 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Author: Sergio Paracuellos <sergio.paracuellos@gmail.com>
 */

#ifndef _DT_BINDINGS_CLK_MT7621_H
#define _DT_BINDINGS_CLK_MT7621_H

#define MT7621_CLK_XTAL		0
#define MT7621_CLK_CPU		1
#define MT7621_CLK_BUS		2
#define MT7621_CLK_50M		3
#define MT7621_CLK_125M		4
#define MT7621_CLK_150M		5
#define MT7621_CLK_250M		6
#define MT7621_CLK_270M		7

#define MT7621_CLK_HSDMA	8
#define MT7621_CLK_FE		9
#define MT7621_CLK_SP_DIVTX	10
#define MT7621_CLK_TIMER	11
#define MT7621_CLK_PCM		12
#define MT7621_CLK_PIO		13
#define MT7621_CLK_GDMA		14
#define MT7621_CLK_NAND		15
#define MT7621_CLK_I2C		16
#define MT7621_CLK_I2S		17
#define MT7621_CLK_SPI		18
#define MT7621_CLK_UART1	19
#define MT7621_CLK_UART2	20
#define MT7621_CLK_UART3	21
#define MT7621_CLK_ETH		22
#define MT7621_CLK_PCIE0	23
#define MT7621_CLK_PCIE1	24
#define MT7621_CLK_PCIE2	25
#define MT7621_CLK_CRYPTO	26
#define MT7621_CLK_SHXC		27

#define MT7621_CLK_MAX		28

#endif /* _DT_BINDINGS_CLK_MT7621_H */