1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
|
/* $Id: tstTSC.cpp $ */
/** @file
* IPRT Testcase - SMP TSC testcase.
*/
/*
* Copyright (C) 2006-2019 Oracle Corporation
*
* This file is part of VirtualBox Open Source Edition (OSE), as
* available from http://www.virtualbox.org. This file is free software;
* you can redistribute it and/or modify it under the terms of the GNU
* General Public License (GPL) as published by the Free Software
* Foundation, in version 2 as it comes in the "COPYING" file of the
* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
*
* The contents of this file may alternatively be used under the terms
* of the Common Development and Distribution License Version 1.0
* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
* VirtualBox OSE distribution, in which case the provisions of the
* CDDL are applicable instead of those of the GPL.
*
* You may elect to license modified versions of this file under the
* terms and conditions of either the GPL or the CDDL or both.
*/
/*********************************************************************************************************************************
* Header Files *
*********************************************************************************************************************************/
#include <iprt/asm-amd64-x86.h>
#include <iprt/asm.h>
#include <iprt/getopt.h>
#include <iprt/initterm.h>
#include <iprt/mp.h>
#include <iprt/stream.h>
#include <iprt/string.h>
#include <iprt/thread.h>
#include <iprt/time.h>
/*********************************************************************************************************************************
* Structures and Typedefs *
*********************************************************************************************************************************/
typedef struct TSCDATA
{
/** The TSC. */
uint64_t volatile TSC;
/** The APIC ID. */
uint8_t volatile u8ApicId;
/** Did it succeed? */
bool volatile fRead;
/** Did it fail? */
bool volatile fFailed;
/** The thread handle. */
RTTHREAD Thread;
} TSCDATA, *PTSCDATA;
/*********************************************************************************************************************************
* Global Variables *
*********************************************************************************************************************************/
/** The number of CPUs waiting on their user event semaphore. */
static volatile uint32_t g_cWaiting;
/** The number of CPUs ready (in spin) to do the TSC read. */
static volatile uint32_t g_cReady;
/** The variable the CPUs are spinning on.
* 0: Spin.
* 1: Go ahead.
* 2: You're too late, back to square one. */
static volatile uint32_t g_u32Go;
/** The number of CPUs that managed to read the TSC. */
static volatile uint32_t g_cRead;
/** The number of CPUs that failed to read the TSC. */
static volatile uint32_t g_cFailed;
/** Indicator forcing the threads to quit. */
static volatile bool g_fDone;
/*********************************************************************************************************************************
* Internal Functions *
*********************************************************************************************************************************/
static DECLCALLBACK(int) ThreadFunction(RTTHREAD Thread, void *pvUser);
/**
* Thread function for catching the other cpus.
*
* @returns VINF_SUCCESS (we don't care).
* @param Thread The thread handle.
* @param pvUser PTSCDATA.
*/
static DECLCALLBACK(int) ThreadFunction(RTTHREAD Thread, void *pvUser)
{
PTSCDATA pTscData = (PTSCDATA)pvUser;
while (!g_fDone)
{
/*
* Wait.
*/
ASMAtomicIncU32(&g_cWaiting);
RTThreadUserWait(Thread, RT_INDEFINITE_WAIT);
RTThreadUserReset(Thread);
ASMAtomicDecU32(&g_cWaiting);
if (g_fDone)
break;
/*
* Spin.
*/
ASMAtomicIncU32(&g_cReady);
while (!g_fDone)
{
const uint8_t ApicId1 = ASMGetApicId();
const uint64_t TSC1 = ASMReadTSC();
const uint32_t u32Go = g_u32Go;
if (u32Go == 0)
continue;
if (u32Go == 1)
{
/* do the reading. */
const uint8_t ApicId2 = ASMGetApicId();
const uint64_t TSC2 = ASMReadTSC();
const uint8_t ApicId3 = ASMGetApicId();
const uint64_t TSC3 = ASMReadTSC();
const uint8_t ApicId4 = ASMGetApicId();
if ( ApicId1 == ApicId2
&& ApicId1 == ApicId3
&& ApicId1 == ApicId4
&& TSC3 - TSC1 < 2250 /* WARNING: This is just a guess, increase if it doesn't work for you. */
&& TSC2 - TSC1 < TSC3 - TSC1
)
{
/* succeeded. */
pTscData->TSC = TSC2;
pTscData->u8ApicId = ApicId1;
pTscData->fFailed = false;
pTscData->fRead = true;
ASMAtomicIncU32(&g_cRead);
break;
}
}
/* failed */
pTscData->fFailed = true;
pTscData->fRead = false;
ASMAtomicIncU32(&g_cFailed);
break;
}
}
return VINF_SUCCESS;
}
static int tstTSCCalcDrift(void)
{
/*
* This is only relevant to on SMP systems.
*/
const unsigned cCpus = RTMpGetOnlineCount();
if (cCpus <= 1)
{
RTPrintf("tstTSC: SKIPPED - Only relevant on SMP systems\n");
return 0;
}
/*
* Create the threads.
*/
static TSCDATA s_aData[254];
uint32_t i;
if (cCpus > RT_ELEMENTS(s_aData))
{
RTPrintf("tstTSC: FAILED - too many CPUs (%u)\n", cCpus);
return 1;
}
/* ourselves. */
s_aData[0].Thread = RTThreadSelf();
/* the others */
for (i = 1; i < cCpus; i++)
{
int rc = RTThreadCreate(&s_aData[i].Thread, ThreadFunction, &s_aData[i], 0, RTTHREADTYPE_TIMER, RTTHREADFLAGS_WAITABLE, "OTHERCPU");
if (RT_FAILURE(rc))
{
RTPrintf("tstTSC: FAILURE - RTThreatCreate failed when creating thread #%u, rc=%Rrc!\n", i, rc);
ASMAtomicXchgSize(&g_fDone, true);
while (i-- > 1)
{
RTThreadUserSignal(s_aData[i].Thread);
RTThreadWait(s_aData[i].Thread, 5000, NULL);
}
return 1;
}
}
/*
* Retry until we get lucky (or give up).
*/
for (unsigned cTries = 0; ; cTries++)
{
if (cTries > 10240)
{
RTPrintf("tstTSC: FAILURE - %d attempts, giving.\n", cTries);
break;
}
/*
* Wait for the other threads to get ready (brute force active wait, I'm lazy).
*/
i = 0;
while (g_cWaiting < cCpus - 1)
{
if (i++ > _2G32)
break;
RTThreadSleep(i & 0xf);
}
if (g_cWaiting != cCpus - 1)
{
RTPrintf("tstTSC: FAILURE - threads failed to get waiting (%d != %d (i=%d))\n", g_cWaiting + 1, cCpus, i);
break;
}
/*
* Send them spinning.
*/
ASMAtomicXchgU32(&g_cReady, 0);
ASMAtomicXchgU32(&g_u32Go, 0);
ASMAtomicXchgU32(&g_cRead, 0);
ASMAtomicXchgU32(&g_cFailed, 0);
for (i = 1; i < cCpus; i++)
{
ASMAtomicXchgSize(&s_aData[i].fFailed, false);
ASMAtomicXchgSize(&s_aData[i].fRead, false);
ASMAtomicXchgU8(&s_aData[i].u8ApicId, 0xff);
int rc = RTThreadUserSignal(s_aData[i].Thread);
if (RT_FAILURE(rc))
RTPrintf("tstTSC: WARNING - RTThreadUserSignal(%#u) -> rc=%Rrc!\n", i, rc);
}
/* wait for them to get ready. */
i = 0;
while (g_cReady < cCpus - 1)
{
if (i++ > _2G32)
break;
}
if (g_cReady != cCpus - 1)
{
RTPrintf("tstTSC: FAILURE - threads failed to get ready (%d != %d, i=%d)\n", g_cWaiting + 1, cCpus, i);
break;
}
/*
* Flip the "go" switch and do our readings.
* We give the other threads the slack it takes to two extra TSC and APIC ID reads.
*/
const uint8_t ApicId1 = ASMGetApicId();
const uint64_t TSC1 = ASMReadTSC();
ASMAtomicXchgU32(&g_u32Go, 1);
const uint8_t ApicId2 = ASMGetApicId();
const uint64_t TSC2 = ASMReadTSC();
const uint8_t ApicId3 = ASMGetApicId();
const uint64_t TSC3 = ASMReadTSC();
const uint8_t ApicId4 = ASMGetApicId();
const uint64_t TSC4 = ASMReadTSC();
ASMAtomicXchgU32(&g_u32Go, 2);
const uint8_t ApicId5 = ASMGetApicId();
const uint64_t TSC5 = ASMReadTSC();
const uint8_t ApicId6 = ASMGetApicId();
/* Compose our own result. */
if ( ApicId1 == ApicId2
&& ApicId1 == ApicId3
&& ApicId1 == ApicId4
&& ApicId1 == ApicId5
&& ApicId1 == ApicId6
&& TSC5 - TSC1 < 2750 /* WARNING: This is just a guess, increase if it doesn't work for you. */
&& TSC4 - TSC1 < TSC5 - TSC1
&& TSC3 - TSC1 < TSC4 - TSC1
&& TSC2 - TSC1 < TSC3 - TSC1
)
{
/* succeeded. */
s_aData[0].TSC = TSC2;
s_aData[0].u8ApicId = ApicId1;
s_aData[0].fFailed = false;
s_aData[0].fRead = true;
ASMAtomicIncU32(&g_cRead);
}
else
{
/* failed */
s_aData[0].fFailed = true;
s_aData[0].fRead = false;
ASMAtomicIncU32(&g_cFailed);
}
/*
* Wait a little while to let the other ones to finish.
*/
i = 0;
while (g_cRead + g_cFailed < cCpus)
{
if (i++ > _2G32)
break;
if (i > _1M)
RTThreadSleep(i & 0xf);
}
if (g_cRead + g_cFailed != cCpus)
{
RTPrintf("tstTSC: FAILURE - threads failed to complete reading (%d + %d != %d)\n", g_cRead, g_cFailed, cCpus);
break;
}
/*
* If everone succeeded, print the results.
*/
if (!g_cFailed)
{
/* sort it by apic id first. */
bool fDone;
do
{
for (i = 1, fDone = true; i < cCpus; i++)
if (s_aData[i - 1].u8ApicId > s_aData[i].u8ApicId)
{
TSCDATA Tmp = s_aData[i - 1];
s_aData[i - 1] = s_aData[i];
s_aData[i] = Tmp;
fDone = false;
}
} while (!fDone);
RTPrintf(" # ID TSC delta0 (decimal)\n"
"-----------------------------------------\n");
RTPrintf("%2d %02x %RX64\n", 0, s_aData[0].u8ApicId, s_aData[0].TSC);
for (i = 1; i < cCpus; i++)
RTPrintf("%2d %02x %RX64 %s%lld\n", i, s_aData[i].u8ApicId, s_aData[i].TSC,
s_aData[i].TSC > s_aData[0].TSC ? "+" : "", s_aData[i].TSC - s_aData[0].TSC);
RTPrintf("(Needed %u attempt%s.)\n", cTries + 1, cTries ? "s" : "");
break;
}
}
/*
* Destroy the threads.
*/
ASMAtomicXchgSize(&g_fDone, true);
for (i = 0; i < cCpus; i++)
if (s_aData[i].Thread != RTThreadSelf())
{
int rc = RTThreadUserSignal(s_aData[i].Thread);
if (RT_FAILURE(rc))
RTPrintf("tstTSC: WARNING - RTThreadUserSignal(%#u) -> rc=%Rrc! (2)\n", i, rc);
}
for (i = 0; i < cCpus; i++)
if (s_aData[i].Thread != RTThreadSelf())
{
int rc = RTThreadWait(s_aData[i].Thread, 5000, NULL);
if (RT_FAILURE(rc))
RTPrintf("tstTSC: WARNING - RTThreadWait(%#u) -> rc=%Rrc!\n", i, rc);
}
return g_cFailed != 0 || g_cRead != cCpus;
}
static int tstTSCCalcFrequency(uint32_t cMsDuration)
{
/*
* Sample the TSC and time, sleep the requested time and calc the deltas.
*/
uint64_t uNanoTS = RTTimeSystemNanoTS();
uint64_t uTSC = ASMReadTSC();
RTThreadSleep(cMsDuration);
uNanoTS = RTTimeSystemNanoTS() - uNanoTS;
uTSC = ASMReadTSC() - uTSC;
/*
* Calc the frequency.
*/
RTPrintf("tstTSC: %RU64 ticks in %RU64 ns\n", uTSC, uNanoTS);
uint64_t cHz = (uint64_t)(uTSC / ((long double)uNanoTS / (long double)1000000000));
RTPrintf("tstTSC: Frequency %RU64 Hz", cHz);
if (cHz > _1G)
{
cHz += _1G / 20;
RTPrintf(" %RU64.%RU64 GHz", cHz / _1G, (cHz % _1G) / (_1G / 10));
}
else if (cHz > _1M)
{
cHz += _1M / 20;
RTPrintf(" %RU64.%RU64 MHz", cHz / _1M, (cHz % _1M) / (_1M / 10));
}
RTPrintf("\n");
return 0;
}
int main(int argc, char **argv)
{
RTR3InitExe(argc, &argv, 0);
/*
* Parse arguments.
*/
bool fCalcFrequency = false;
uint32_t cMsDuration = 1000; /* 1 sec */
static const RTGETOPTDEF s_aOptions[] =
{
{ "--duration", 'd', RTGETOPT_REQ_UINT32 },
{ "--calc-frequency", 'f', RTGETOPT_REQ_NOTHING },
};
int ch;
RTGETOPTUNION Value;
RTGETOPTSTATE GetState;
RTGetOptInit(&GetState, argc, argv, s_aOptions, RT_ELEMENTS(s_aOptions), 1, 0 /* fFlags */);
while ((ch = RTGetOpt(&GetState, &Value)))
switch (ch)
{
case 'd': cMsDuration = Value.u32;
break;
case 'f': fCalcFrequency = true;
break;
case 'h':
RTPrintf("usage: tstTSC\n"
" or: tstTSC <-f|--calc-frequency> [--duration|-d ms]\n");
return 1;
case 'V':
RTPrintf("$Revision: 127855 $\n");
return 0;
default:
return RTGetOptPrintError(ch, &Value);
}
if (fCalcFrequency)
return tstTSCCalcFrequency(cMsDuration);
return tstTSCCalcDrift();
}
|