1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
|
/* $Id: CPUMRZ.cpp $ */
/** @file
* CPUM - Raw-mode and ring-0 context.
*/
/*
* Copyright (C) 2016-2019 Oracle Corporation
*
* This file is part of VirtualBox Open Source Edition (OSE), as
* available from http://www.virtualbox.org. This file is free software;
* you can redistribute it and/or modify it under the terms of the GNU
* General Public License (GPL) as published by the Free Software
* Foundation, in version 2 as it comes in the "COPYING" file of the
* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
*/
/*********************************************************************************************************************************
* Header Files *
*********************************************************************************************************************************/
#define LOG_GROUP LOG_GROUP_CPUM
#include <VBox/vmm/cpum.h>
#include "CPUMInternal.h"
#include <VBox/vmm/vm.h>
#include <VBox/err.h>
#include <VBox/log.h>
#include <VBox/vmm/hm.h>
#include <iprt/assert.h>
#include <iprt/x86.h>
/**
* Prepares the host FPU/SSE/AVX stuff for IEM action.
*
* This will make sure the FPU/SSE/AVX guest state is _not_ loaded in the CPU.
* This will make sure the FPU/SSE/AVX host state is saved.
* Finally, it will make sure the FPU/SSE/AVX host features can be safely
* accessed.
*
* @param pVCpu The cross context virtual CPU structure.
*/
VMMRZ_INT_DECL(void) CPUMRZFpuStatePrepareHostCpuForUse(PVMCPU pVCpu)
{
pVCpu->cpum.s.fChanged |= CPUM_CHANGED_FPU_REM;
switch (pVCpu->cpum.s.fUseFlags & (CPUM_USED_FPU_GUEST | CPUM_USED_FPU_HOST))
{
case 0:
#ifdef IN_RC
cpumRZSaveHostFPUState(&pVCpu->cpum.s);
VMCPU_FF_SET(pVCpu, VMCPU_FF_CPUM); /* Must recalc CR0 before executing more code! */
#else
if (cpumRZSaveHostFPUState(&pVCpu->cpum.s) == VINF_CPUM_HOST_CR0_MODIFIED)
HMR0NotifyCpumModifiedHostCr0(pVCpu);
#endif
Log6(("CPUMRZFpuStatePrepareHostCpuForUse: #0 - %#x\n", ASMGetCR0()));
break;
case CPUM_USED_FPU_HOST:
#ifdef IN_RC
VMCPU_FF_SET(pVCpu, VMCPU_FF_CPUM); /* (should be set already) */
#elif defined(IN_RING0) && ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
if (pVCpu->cpum.s.fUseFlags | CPUM_SYNC_FPU_STATE)
{
pVCpu->cpum.s.fUseFlags &= ~CPUM_SYNC_FPU_STATE;
HMR0NotifyCpumUnloadedGuestFpuState(pVCpu);
}
#endif
Log6(("CPUMRZFpuStatePrepareHostCpuForUse: #1 - %#x\n", ASMGetCR0()));
break;
case CPUM_USED_FPU_GUEST | CPUM_USED_FPU_HOST:
#if defined(IN_RING0) && ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
Assert(!(pVCpu->cpum.s.fUseFlags & CPUM_SYNC_FPU_STATE));
if (CPUMIsGuestInLongModeEx(&pVCpu->cpum.s.Guest))
HMR0SaveFPUState(pVCpu->CTX_SUFF(pVM), pVCpu, &pVCpu->cpum.s.Guest);
else
#endif
cpumRZSaveGuestFpuState(&pVCpu->cpum.s, true /*fLeaveFpuAccessible*/);
#ifdef IN_RING0
HMR0NotifyCpumUnloadedGuestFpuState(pVCpu);
#else
VMCPU_FF_SET(pVCpu, VMCPU_FF_CPUM); /* Must recalc CR0 before executing more code! */
#endif
Log6(("CPUMRZFpuStatePrepareHostCpuForUse: #2 - %#x\n", ASMGetCR0()));
break;
default:
AssertFailed();
}
}
/**
* Makes sure the FPU/SSE/AVX guest state is saved in CPUMCPU::Guest and will be
* reloaded before direct use.
*
* No promisses about the FPU/SSE/AVX host features are made.
*
* @param pVCpu The cross context virtual CPU structure.
*/
VMMRZ_INT_DECL(void) CPUMRZFpuStateActualizeForChange(PVMCPU pVCpu)
{
CPUMRZFpuStatePrepareHostCpuForUse(pVCpu);
}
/**
* Makes sure the FPU/SSE/AVX state in CPUMCPU::Guest is up to date.
*
* This will not cause CPUM_USED_FPU_GUEST to change.
*
* @param pVCpu The cross context virtual CPU structure.
*/
VMMRZ_INT_DECL(void) CPUMRZFpuStateActualizeForRead(PVMCPU pVCpu)
{
if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_GUEST)
{
#if defined(IN_RING0) && ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
Assert(!(pVCpu->cpum.s.fUseFlags & CPUM_SYNC_FPU_STATE));
if (CPUMIsGuestInLongModeEx(&pVCpu->cpum.s.Guest))
HMR0SaveFPUState(pVCpu->CTX_SUFF(pVM), pVCpu, &pVCpu->cpum.s.Guest);
else
#endif
cpumRZSaveGuestFpuState(&pVCpu->cpum.s, false /*fLeaveFpuAccessible*/);
pVCpu->cpum.s.fUseFlags |= CPUM_USED_FPU_GUEST;
Log7(("CPUMRZFpuStateActualizeForRead\n"));
}
}
/**
* Makes sure the XMM0..XMM15 and MXCSR state in CPUMCPU::Guest is up to date.
*
* This will not cause CPUM_USED_FPU_GUEST to change.
*
* @param pVCpu The cross context virtual CPU structure.
*/
VMMRZ_INT_DECL(void) CPUMRZFpuStateActualizeSseForRead(PVMCPU pVCpu)
{
#if defined(VBOX_WITH_KERNEL_USING_XMM) && HC_ARCH_BITS == 64
NOREF(pVCpu);
#else
if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_GUEST)
{
# if defined(IN_RING0) && ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
if (CPUMIsGuestInLongModeEx(&pVCpu->cpum.s.Guest))
{
Assert(!(pVCpu->cpum.s.fUseFlags & CPUM_SYNC_FPU_STATE));
HMR0SaveFPUState(pVCpu->CTX_SUFF(pVM), pVCpu, &pVCpu->cpum.s.Guest);
pVCpu->cpum.s.fUseFlags |= CPUM_USED_FPU_GUEST;
}
else
# endif
cpumRZSaveGuestSseRegisters(&pVCpu->cpum.s);
Log7(("CPUMRZFpuStateActualizeSseForRead\n"));
}
#endif
}
/**
* Makes sure the YMM0..YMM15 and MXCSR state in CPUMCPU::Guest is up to date.
*
* This will not cause CPUM_USED_FPU_GUEST to change.
*
* @param pVCpu The cross context virtual CPU structure.
*/
VMMRZ_INT_DECL(void) CPUMRZFpuStateActualizeAvxForRead(PVMCPU pVCpu)
{
if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_GUEST)
{
#if defined(IN_RING0) && ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
if (CPUMIsGuestInLongModeEx(&pVCpu->cpum.s.Guest))
{
Assert(!(pVCpu->cpum.s.fUseFlags & CPUM_SYNC_FPU_STATE));
HMR0SaveFPUState(pVCpu->CTX_SUFF(pVM), pVCpu, &pVCpu->cpum.s.Guest);
pVCpu->cpum.s.fUseFlags |= CPUM_USED_FPU_GUEST;
}
else
#endif
cpumRZSaveGuestAvxRegisters(&pVCpu->cpum.s);
Log7(("CPUMRZFpuStateActualizeAvxForRead\n"));
}
}
|
