1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
|
; $Id: bs3-cpu-instr-2-template.mac $
;; @file
; BS3Kit - bs3-cpu-instr-2 assembly template.
;
;
; Copyright (C) 2007-2019 Oracle Corporation
;
; This file is part of VirtualBox Open Source Edition (OSE), as
; available from http://www.virtualbox.org. This file is free software;
; you can redistribute it and/or modify it under the terms of the GNU
; General Public License (GPL) as published by the Free Software
; Foundation, in version 2 as it comes in the "COPYING" file of the
; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
;
; The contents of this file may alternatively be used under the terms
; of the Common Development and Distribution License Version 1.0
; (CDDL) only, as it comes in the "COPYING.CDDL" file of the
; VirtualBox OSE distribution, in which case the provisions of the
; CDDL are applicable instead of those of the GPL.
;
; You may elect to license modified versions of this file under the
; terms and conditions of either the GPL or the CDDL or both.
;
;*********************************************************************************************************************************
;* Header Files *
;*********************************************************************************************************************************
%include "bs3kit-template-header.mac" ; setup environment
;*********************************************************************************************************************************
;* External Symbols *
;*********************************************************************************************************************************
TMPL_BEGIN_TEXT
;
; Test code snippets containing code which differs between 16-bit, 32-bit
; and 64-bit CPUs modes.
;
%ifdef BS3_INSTANTIATING_CMN
BS3_PROC_BEGIN_CMN bs3CpuInstr2_mul_xBX_ud2, BS3_PBC_NEAR
mul xBX
.again:
ud2
jmp .again
BS3_PROC_END_CMN bs3CpuInstr2_mul_xBX_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_imul_xBX_ud2, BS3_PBC_NEAR
imul xBX
.again:
ud2
jmp .again
BS3_PROC_END_CMN bs3CpuInstr2_imul_xBX_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_imul_xCX_xBX_ud2, BS3_PBC_NEAR
imul xCX, xBX
.again:
ud2
jmp .again
BS3_PROC_END_CMN bs3CpuInstr2_imul_xCX_xBX_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_div_xBX_ud2, BS3_PBC_NEAR
div xBX
.again:
ud2
jmp .again
BS3_PROC_END_CMN bs3CpuInstr2_div_xBX_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_idiv_xBX_ud2, BS3_PBC_NEAR
idiv xBX
.again:
ud2
jmp .again
BS3_PROC_END_CMN bs3CpuInstr2_idiv_xBX_ud2
%if TMPL_BITS == 64
BS3_PROC_BEGIN_CMN bs3CpuInstr2_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 4)
BS3_PROC_END_CMN bs3CpuInstr2_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
lock cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_lock_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_o16_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
o16 cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_o16_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_o16_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
db 0f0h, 066h
cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 6)
BS3_PROC_END_CMN bs3CpuInstr2_lock_o16_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_repz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
repz cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_repz_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_repz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
db 0f0h, 0f3h
cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 6)
BS3_PROC_END_CMN bs3CpuInstr2_lock_repz_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_repnz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
repnz cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_repnz_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_lock_repnz_cmpxchg16b_rdi_ud2, BS3_PBC_NEAR
db 0f0h, 0f2h
cmpxchg16b [rdi]
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 6)
BS3_PROC_END_CMN bs3CpuInstr2_lock_repnz_cmpxchg16b_rdi_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrfsbase_rbx_ud2, BS3_PBC_NEAR
wrfsbase rbx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_wrfsbase_rbx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrfsbase_ebx_ud2, BS3_PBC_NEAR
wrfsbase ebx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 4)
BS3_PROC_END_CMN bs3CpuInstr2_wrfsbase_ebx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrgsbase_rbx_ud2, BS3_PBC_NEAR
wrgsbase rbx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_wrgsbase_rbx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrgsbase_ebx_ud2, BS3_PBC_NEAR
wrgsbase ebx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 4)
BS3_PROC_END_CMN bs3CpuInstr2_wrgsbase_ebx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrfsbase_rbx_rdfsbase_rcx_ud2, BS3_PBC_NEAR
wrfsbase rbx
xor rbx, rbx
rdfsbase rcx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 13)
BS3_PROC_END_CMN bs3CpuInstr2_wrfsbase_rbx_rdfsbase_rcx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrfsbase_ebx_rdfsbase_ecx_ud2, BS3_PBC_NEAR
wrfsbase ebx
xor ebx, ebx
rdfsbase ecx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 10)
BS3_PROC_END_CMN bs3CpuInstr2_wrfsbase_ebx_rdfsbase_ecx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrgsbase_rbx_rdgsbase_rcx_ud2, BS3_PBC_NEAR
wrgsbase rbx
xor rbx, rbx
rdgsbase rcx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 13)
BS3_PROC_END_CMN bs3CpuInstr2_wrgsbase_rbx_rdgsbase_rcx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_wrgsbase_ebx_rdgsbase_ecx_ud2, BS3_PBC_NEAR
wrgsbase ebx
xor ebx, ebx
rdgsbase ecx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 10)
BS3_PROC_END_CMN bs3CpuInstr2_wrfgbase_ebx_rdgsbase_ecx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_rdfsbase_rbx_ud2, BS3_PBC_NEAR
rdfsbase rbx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_rdfsbase_rbx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_rdfsbase_ebx_ud2, BS3_PBC_NEAR
rdfsbase ebx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 4)
BS3_PROC_END_CMN bs3CpuInstr2_rdfsbase_ebx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_rdgsbase_rbx_ud2, BS3_PBC_NEAR
rdgsbase rbx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 5)
BS3_PROC_END_CMN bs3CpuInstr2_rdgsbase_rbx_ud2
BS3_PROC_BEGIN_CMN bs3CpuInstr2_rdgsbase_ebx_ud2, BS3_PBC_NEAR
rdgsbase ebx
.again:
ud2
jmp .again
AssertCompile(.again - BS3_LAST_LABEL == 4)
BS3_PROC_END_CMN bs3CpuInstr2_rdgsbase_ebx_ud2
;; @todo figure out this fudge. sigh.
times (348) db 0cch ; fudge to avoid 'rderr' during boot.
%endif ; TMPL_BITS == 64
%endif ; BS3_INSTANTIATING_CMN
%include "bs3kit-template-footer.mac" ; reset environment
|
