blob: b00c7aefd27277079137295dfdc7d68fa300011e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/*
* Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <arch.h>
#include <asm_macros.S>
#include <sunxi_def.h>
#include <sunxi_mmap.h>
.globl plat_crash_console_init
.globl plat_crash_console_putc
.globl plat_crash_console_flush
.globl plat_my_core_pos
.globl platform_mem_init
.globl plat_report_exception
func plat_crash_console_init
mov_imm x0, SUNXI_UART0_BASE
mov_imm x1, SUNXI_UART0_CLK_IN_HZ
mov_imm x2, SUNXI_UART0_BAUDRATE
b console_16550_core_init
endfunc plat_crash_console_init
func plat_crash_console_putc
mov_imm x1, SUNXI_UART0_BASE
b console_16550_core_putc
endfunc plat_crash_console_putc
func plat_crash_console_flush
ret
endfunc plat_crash_console_flush
func plat_my_core_pos
mrs x0, mpidr_el1
and x1, x0, #MPIDR_CLUSTER_MASK
and x0, x0, #MPIDR_CPU_MASK
add x0, x0, x1, LSR #6
ret
endfunc plat_my_core_pos
func platform_mem_init
ret
endfunc platform_mem_init
func plat_report_exception
ret
endfunc plat_report_exception
|