1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
/*
* Copyright (c) 2019, MediaTek Inc. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <assert.h>
#include <common/bl_common.h>
#include <common/debug.h>
#include <drivers/arm/gicv3.h>
#include <bl31/interrupt_mgmt.h>
#include <mt_gic_v3.h>
#include <mtk_plat_common.h>
#include "../drivers/arm/gic/v3/gicv3_private.h"
#include "plat_private.h"
#include <plat/common/platform.h>
#include <platform_def.h>
#include <stdint.h>
#include <stdio.h>
uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT];
static uint32_t rdist_has_saved[PLATFORM_CORE_COUNT];
/* we save and restore the GICv3 context on system suspend */
gicv3_dist_ctx_t dist_ctx;
static unsigned int mt_mpidr_to_core_pos(u_register_t mpidr)
{
return plat_core_pos_by_mpidr(mpidr);
}
gicv3_driver_data_t mt_gicv3_data = {
.gicd_base = MT_GIC_BASE,
.gicr_base = MT_GIC_RDIST_BASE,
.rdistif_num = PLATFORM_CORE_COUNT,
.rdistif_base_addrs = rdistif_base_addrs,
.mpidr_to_core_pos = mt_mpidr_to_core_pos,
};
struct gic_chip_data {
unsigned int saved_group;
unsigned int saved_enable;
unsigned int saved_conf0;
unsigned int saved_conf1;
unsigned int saved_grpmod;
};
static struct gic_chip_data gic_data;
void clear_sec_pol_ctl_en(void)
{
unsigned int i;
/* total 19 polarity ctrl registers */
for (i = 0; i <= NR_INT_POL_CTL - 1; i++) {
mmio_write_32((SEC_POL_CTL_EN0 + (i * 4)), 0);
}
dsb();
}
void mt_gic_driver_init(void)
{
gicv3_driver_init(&mt_gicv3_data);
}
void mt_gic_set_pending(uint32_t irq)
{
gicv3_set_interrupt_pending(irq, plat_my_core_pos());
}
void mt_gic_cpuif_enable(void)
{
gicv3_cpuif_enable(plat_my_core_pos());
}
void mt_gic_cpuif_disable(void)
{
gicv3_cpuif_disable(plat_my_core_pos());
}
void mt_gic_rdistif_init(void)
{
unsigned int proc_num;
unsigned int index;
uintptr_t gicr_base;
proc_num = plat_my_core_pos();
gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num];
/* set all SGI/PPI as non-secure GROUP1 by default */
mmio_write_32(gicr_base + GICR_IGROUPR0, ~0U);
mmio_write_32(gicr_base + GICR_IGRPMODR0, 0x0);
/* setup the default PPI/SGI priorities */
for (index = 0; index < TOTAL_PCPU_INTR_NUM; index += 4U)
gicr_write_ipriorityr(gicr_base, index,
GICD_IPRIORITYR_DEF_VAL);
}
void mt_gic_distif_save(void)
{
gicv3_distif_save(&dist_ctx);
}
void mt_gic_distif_restore(void)
{
gicv3_distif_init_restore(&dist_ctx);
}
void mt_gic_rdistif_save(void)
{
unsigned int proc_num;
uintptr_t gicr_base;
proc_num = plat_my_core_pos();
gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num];
gic_data.saved_group = mmio_read_32(gicr_base + GICR_IGROUPR0);
gic_data.saved_enable = mmio_read_32(gicr_base + GICR_ISENABLER0);
gic_data.saved_conf0 = mmio_read_32(gicr_base + GICR_ICFGR0);
gic_data.saved_conf1 = mmio_read_32(gicr_base + GICR_ICFGR1);
gic_data.saved_grpmod = mmio_read_32(gicr_base + GICR_IGRPMODR0);
rdist_has_saved[proc_num] = 1;
}
void mt_gic_rdistif_restore(void)
{
unsigned int proc_num;
uintptr_t gicr_base;
proc_num = plat_my_core_pos();
if (rdist_has_saved[proc_num] == 1) {
gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num];
mmio_write_32(gicr_base + GICR_IGROUPR0, gic_data.saved_group);
mmio_write_32(gicr_base + GICR_ISENABLER0, gic_data.saved_enable);
mmio_write_32(gicr_base + GICR_ICFGR0, gic_data.saved_conf0);
mmio_write_32(gicr_base + GICR_ICFGR1, gic_data.saved_conf1);
mmio_write_32(gicr_base + GICR_IGRPMODR0, gic_data.saved_grpmod);
}
}
void mt_gic_sync_dcm_enable(void)
{
mmio_clrsetbits_32(GIC_SYNC_DCM, GIC_SYNC_DCM_MASK, GIC_SYNC_DCM_ON);
}
void mt_gic_sync_dcm_disable(void)
{
mmio_clrsetbits_32(GIC_SYNC_DCM, GIC_SYNC_DCM_MASK, GIC_SYNC_DCM_OFF);
}
void mt_gic_init(void)
{
gicv3_distif_init();
gicv3_cpuif_enable(plat_my_core_pos());
mt_gic_rdistif_init();
clear_sec_pol_ctl_en();
}
|
