1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
|
/*
* Copyright 2018-2022 NXP
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <assert.h>
#include <errno.h>
#include <string.h>
#include <common/debug.h>
#include <ddr.h>
#include <lib/utils.h>
#include <errata.h>
#include <platform_def.h>
#ifdef CONFIG_STATIC_DDR
const struct ddr_cfg_regs static_2100 = {
.cs[0].config = U(0x80040322),
.cs[0].bnds = U(0x1FF),
.cs[1].config = U(0x80000322),
.cs[1].bnds = U(0x1FF),
.sdram_cfg[0] = U(0xE5004000),
.sdram_cfg[1] = U(0x401151),
.timing_cfg[0] = U(0xD1770018),
.timing_cfg[1] = U(0xF2FC9245),
.timing_cfg[2] = U(0x594197),
.timing_cfg[3] = U(0x2101100),
.timing_cfg[4] = U(0x220002),
.timing_cfg[5] = U(0x5401400),
.timing_cfg[7] = U(0x26600000),
.timing_cfg[8] = U(0x5446A00),
.dq_map[0] = U(0x32C57554),
.dq_map[1] = U(0xD4BB0BD4),
.dq_map[2] = U(0x2EC2F554),
.dq_map[3] = U(0xD95D4001),
.sdram_mode[0] = U(0x3010631),
.sdram_mode[1] = U(0x100200),
.sdram_mode[9] = U(0x8400000),
.sdram_mode[8] = U(0x500),
.sdram_mode[2] = U(0x10631),
.sdram_mode[3] = U(0x100200),
.sdram_mode[10] = U(0x400),
.sdram_mode[11] = U(0x8400000),
.sdram_mode[4] = U(0x10631),
.sdram_mode[5] = U(0x100200),
.sdram_mode[12] = U(0x400),
.sdram_mode[13] = U(0x8400000),
.sdram_mode[6] = U(0x10631),
.sdram_mode[7] = U(0x100200),
.sdram_mode[14] = U(0x400),
.sdram_mode[15] = U(0x8400000),
.interval = U(0x1FFE07FF),
.zq_cntl = U(0x8A090705),
.clk_cntl = U(0x2000000),
.cdr[0] = U(0x80040000),
.cdr[1] = U(0xC1),
.wrlvl_cntl[0] = U(0x86750609),
.wrlvl_cntl[1] = U(0xA0B0C0D),
.wrlvl_cntl[2] = U(0xF10110E),
};
const struct ddr_cfg_regs static_1800 = {
.cs[0].config = U(0x80040322),
.cs[0].bnds = U(0x1FF),
.cs[1].config = U(0x80000322),
.cs[1].bnds = U(0x1FF),
.sdram_cfg[0] = U(0xE5004000),
.sdram_cfg[1] = U(0x401151),
.timing_cfg[0] = U(0x91660018),
.timing_cfg[1] = U(0xDDD82045),
.timing_cfg[2] = U(0x512153),
.timing_cfg[3] = U(0x10E1100),
.timing_cfg[4] = U(0x220002),
.timing_cfg[5] = U(0x4401400),
.timing_cfg[7] = U(0x14400000),
.timing_cfg[8] = U(0x3335900),
.dq_map[0] = U(0x32C57554),
.dq_map[1] = U(0xD4BB0BD4),
.dq_map[2] = U(0x2EC2F554),
.dq_map[3] = U(0xD95D4001),
.sdram_mode[0] = U(0x3010421),
.sdram_mode[1] = U(0x80200),
.sdram_mode[9] = U(0x4400000),
.sdram_mode[8] = U(0x500),
.sdram_mode[2] = U(0x10421),
.sdram_mode[3] = U(0x80200),
.sdram_mode[10] = U(0x400),
.sdram_mode[11] = U(0x4400000),
.sdram_mode[4] = U(0x10421),
.sdram_mode[5] = U(0x80200),
.sdram_mode[12] = U(0x400),
.sdram_mode[13] = U(0x4400000),
.sdram_mode[6] = U(0x10421),
.sdram_mode[7] = U(0x80200),
.sdram_mode[14] = U(0x400),
.sdram_mode[15] = U(0x4400000),
.interval = U(0x1B6C06DB),
.zq_cntl = U(0x8A090705),
.clk_cntl = U(0x2000000),
.cdr[0] = U(0x80040000),
.cdr[1] = U(0xC1),
.wrlvl_cntl[0] = U(0x86750607),
.wrlvl_cntl[1] = U(0x8090A0B),
.wrlvl_cntl[2] = U(0xD0E0F0C),
};
const struct ddr_cfg_regs static_1600 = {
.cs[0].config = U(0x80040322),
.cs[0].bnds = U(0x1FF),
.cs[1].config = U(0x80000322),
.cs[1].bnds = U(0x1FF),
.sdram_cfg[0] = U(0xE5004000),
.sdram_cfg[1] = U(0x401151),
.sdram_cfg[2] = U(0x0),
.timing_cfg[0] = U(0x91550018),
.timing_cfg[1] = U(0xBAB48E44),
.timing_cfg[2] = U(0x490111),
.timing_cfg[3] = U(0x10C1000),
.timing_cfg[4] = U(0x220002),
.timing_cfg[5] = U(0x3401400),
.timing_cfg[6] = U(0x0),
.timing_cfg[7] = U(0x13300000),
.timing_cfg[8] = U(0x1224800),
.timing_cfg[9] = U(0x0),
.dq_map[0] = U(0x32C57554),
.dq_map[1] = U(0xD4BB0BD4),
.dq_map[2] = U(0x2EC2F554),
.dq_map[3] = U(0xD95D4001),
.sdram_mode[0] = U(0x3010211),
.sdram_mode[1] = U(0x0),
.sdram_mode[9] = U(0x400000),
.sdram_mode[8] = U(0x500),
.sdram_mode[2] = U(0x10211),
.sdram_mode[3] = U(0x0),
.sdram_mode[10] = U(0x400),
.sdram_mode[11] = U(0x400000),
.sdram_mode[4] = U(0x10211),
.sdram_mode[5] = U(0x0),
.sdram_mode[12] = U(0x400),
.sdram_mode[13] = U(0x400000),
.sdram_mode[6] = U(0x10211),
.sdram_mode[7] = U(0x0),
.sdram_mode[14] = U(0x400),
.sdram_mode[15] = U(0x400000),
.interval = U(0x18600618),
.zq_cntl = U(0x8A090705),
.ddr_sr_cntr = U(0x0),
.clk_cntl = U(0x2000000),
.cdr[0] = U(0x80040000),
.cdr[1] = U(0xC1),
.wrlvl_cntl[0] = U(0x86750607),
.wrlvl_cntl[1] = U(0x8090A0B),
.wrlvl_cntl[2] = U(0xD0E0F0C),
};
struct static_table {
unsigned long rate;
const struct ddr_cfg_regs *regs;
};
const struct static_table table[] = {
{1600, &static_1600},
{1800, &static_1800},
{2100, &static_2100},
};
long long board_static_ddr(struct ddr_info *priv)
{
const unsigned long clk = priv->clk / 1000000;
long long size = 0;
int i;
for (i = 0; i < ARRAY_SIZE(table); i++) {
if (table[i].rate >= clk) {
break;
}
}
if (i < ARRAY_SIZE(table)) {
VERBOSE("Found static setting for rate %ld\n", table[i].rate);
memcpy(&priv->ddr_reg, table[i].regs,
sizeof(struct ddr_cfg_regs));
size = 0x200000000UL;
} else {
ERROR("Not static settings for rate %ld\n", clk);
}
return size;
}
#else /* ifndef CONFIG_STATIC_DDR */
static const struct rc_timing rce[] = {
{U(1600), U(8), U(7)},
{U(1867), U(8), U(7)},
{U(2134), U(8), U(9)},
{}
};
static const struct board_timing udimm[] = {
{U(0x04), rce, U(0x01020304), U(0x06070805)},
{U(0x1f), rce, U(0x01020304), U(0x06070805)},
};
int ddr_board_options(struct ddr_info *priv)
{
int ret;
struct memctl_opt *popts = &priv->opt;
if (popts->rdimm) {
debug("RDIMM parameters not set.\n");
return -EINVAL;
}
ret = cal_board_params(priv, udimm, ARRAY_SIZE(udimm));
if (ret != 0) {
return ret;
}
popts->wrlvl_override = U(1);
popts->wrlvl_sample = U(0x0); /* 32 clocks */
popts->cpo_sample = U(0x61);
popts->ddr_cdr1 = DDR_CDR1_DHC_EN |
DDR_CDR1_ODT(DDR_CDR_ODT_80ohm);
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_80ohm) |
DDR_CDR2_VREF_TRAIN_EN |
DDR_CDR2_VREF_RANGE_2;
popts->bstopre = U(0);
return 0;
}
#endif /* ifdef CONFIG_STATIC_DDR */
long long init_ddr(void)
{
int spd_addr[] = {NXP_SPD_EEPROM0};
struct ddr_info info;
struct sysinfo sys;
long long dram_size;
zeromem(&sys, sizeof(sys));
if (get_clocks(&sys)) {
ERROR("System clocks are not set\n");
assert(0);
}
debug("platform clock %lu\n", sys.freq_platform);
debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0);
debug("DDR PLL2 %lu\n", sys.freq_ddr_pll1);
zeromem(&info, sizeof(struct ddr_info));
info.num_ctlrs = U(1);
info.dimm_on_ctlr = U(1);
info.clk = get_ddr_freq(&sys, 0);
info.spd_addr = spd_addr;
info.ddr[0] = (void *)NXP_DDR_ADDR;
dram_size = dram_init(&info);
if (dram_size < 0) {
ERROR("DDR init failed.\n");
}
#ifdef ERRATA_SOC_A008850
erratum_a008850_post();
#endif
return dram_size;
}
|
