summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/spear320s.dtsi
blob: 133236dc190d8b6a8a4c27062262ad1311175942 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * DTS file for SPEAr320s SoC
 *
 * Copyright 2021 Herve Codina <herve.codina@bootlin.com>
 */

/include/ "spear320.dtsi"

/ {
	ahb {
		apb {
			gpiopinctrl: gpio@b3000000 {
				/*
				 * The "RM0321 SPEAr320s address and map
				 * registers" document mentions interrupt 6
				 * (NPGIO_INTR) for the PL_GPIO interrupt.
				 */
				interrupts = <6>;
				interrupt-parent = <&shirq>;
			};
		};
	};
};