summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/octeon/cvmx-sriox-defs.h
blob: 34d0fadb5eb35d1856ac7229793a5cb52eb30bdc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2012 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_SRIOX_DEFS_H__
#define __CVMX_SRIOX_DEFS_H__

#define CVMX_SRIOX_ACC_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000148ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_ASMBLY_ID(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000200ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_ASMBLY_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000208ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_BELL_RESP_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000310ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_BIST_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000108ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_IMSG_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000508ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_IMSG_INST_HDRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000510ull) + (((offset) & 1) + ((block_id) & 3) * 0x200000ull) * 8)
#define CVMX_SRIOX_IMSG_QOS_GRPX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000600ull) + (((offset) & 31) + ((block_id) & 3) * 0x200000ull) * 8)
#define CVMX_SRIOX_IMSG_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000700ull) + (((offset) & 31) + ((block_id) & 3) * 0x200000ull) * 8)
#define CVMX_SRIOX_IMSG_VPORT_THR(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000500ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_IMSG_VPORT_THR2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000528ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT2_ENABLE(block_id) (CVMX_ADD_IO_SEG(0x00011800C80003E0ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT2_REG(block_id) (CVMX_ADD_IO_SEG(0x00011800C80003E8ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_ENABLE(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_INFO0(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000120ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_INFO1(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000128ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_INFO2(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000130ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_INFO3(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000138ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_IP_FEATURE(block_id) (CVMX_ADD_IO_SEG(0x00011800C80003F8ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_MAC_BUFFERS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000390ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_MAINT_OP(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000158ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_MAINT_RD_DATA(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000160ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_MCE_TX_CTL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000240ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_MEM_OP_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000168ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_OMSG_CTRLX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000488ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_OMSG_DONE_COUNTSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80004B0ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_OMSG_FMP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000498ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_OMSG_NMP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80004A0ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_OMSG_PORTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000480ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_OMSG_SILO_THR(block_id) (CVMX_ADD_IO_SEG(0x00011800C80004F8ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_OMSG_SP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000490ull) + (((offset) & 1) + ((block_id) & 3) * 0x40000ull) * 64)
#define CVMX_SRIOX_PRIOX_IN_USE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80003C0ull) + (((offset) & 3) + ((block_id) & 3) * 0x200000ull) * 8)
#define CVMX_SRIOX_RX_BELL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000308ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_RX_BELL_SEQ(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000300ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_RX_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000380ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_S2M_TYPEX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000180ull) + (((offset) & 15) + ((block_id) & 3) * 0x200000ull) * 8)
#define CVMX_SRIOX_SEQ(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000278ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_STATUS_REG(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000100ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TAG_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000178ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TLP_CREDITS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000150ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TX_BELL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000280ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TX_BELL_INFO(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000288ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TX_CTRL(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000170ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TX_EMPHASIS(block_id) (CVMX_ADD_IO_SEG(0x00011800C80003F0ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_TX_STATUS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000388ull) + ((block_id) & 3) * 0x1000000ull)
#define CVMX_SRIOX_WR_DONE_COUNTS(block_id) (CVMX_ADD_IO_SEG(0x00011800C8000340ull) + ((block_id) & 3) * 0x1000000ull)

union cvmx_sriox_acc_ctrl {
	uint64_t u64;
	struct cvmx_sriox_acc_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_7_63:57;
		uint64_t deny_adr2:1;
		uint64_t deny_adr1:1;
		uint64_t deny_adr0:1;
		uint64_t reserved_3_3:1;
		uint64_t deny_bar2:1;
		uint64_t deny_bar1:1;
		uint64_t deny_bar0:1;
#else
		uint64_t deny_bar0:1;
		uint64_t deny_bar1:1;
		uint64_t deny_bar2:1;
		uint64_t reserved_3_3:1;
		uint64_t deny_adr0:1;
		uint64_t deny_adr1:1;
		uint64_t deny_adr2:1;
		uint64_t reserved_7_63:57;
#endif
	} s;
	struct cvmx_sriox_acc_ctrl_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_3_63:61;
		uint64_t deny_bar2:1;
		uint64_t deny_bar1:1;
		uint64_t deny_bar0:1;
#else
		uint64_t deny_bar0:1;
		uint64_t deny_bar1:1;
		uint64_t deny_bar2:1;
		uint64_t reserved_3_63:61;
#endif
	} cn63xx;
};

union cvmx_sriox_asmbly_id {
	uint64_t u64;
	struct cvmx_sriox_asmbly_id_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t assy_id:16;
		uint64_t assy_ven:16;
#else
		uint64_t assy_ven:16;
		uint64_t assy_id:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_asmbly_info {
	uint64_t u64;
	struct cvmx_sriox_asmbly_info_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t assy_rev:16;
		uint64_t reserved_0_15:16;
#else
		uint64_t reserved_0_15:16;
		uint64_t assy_rev:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_bell_resp_ctrl {
	uint64_t u64;
	struct cvmx_sriox_bell_resp_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_6_63:58;
		uint64_t rp1_sid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_pid:2;
#else
		uint64_t rp0_pid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_sid:1;
		uint64_t reserved_6_63:58;
#endif
	} s;
};

union cvmx_sriox_bist_status {
	uint64_t u64;
	struct cvmx_sriox_bist_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_45_63:19;
		uint64_t lram:1;
		uint64_t mram:2;
		uint64_t cram:2;
		uint64_t bell:2;
		uint64_t otag:2;
		uint64_t itag:1;
		uint64_t ofree:1;
		uint64_t rtn:2;
		uint64_t obulk:4;
		uint64_t optrs:4;
		uint64_t oarb2:2;
		uint64_t rxbuf2:2;
		uint64_t oarb:2;
		uint64_t ispf:1;
		uint64_t ospf:1;
		uint64_t txbuf:2;
		uint64_t rxbuf:2;
		uint64_t imsg:5;
		uint64_t omsg:7;
#else
		uint64_t omsg:7;
		uint64_t imsg:5;
		uint64_t rxbuf:2;
		uint64_t txbuf:2;
		uint64_t ospf:1;
		uint64_t ispf:1;
		uint64_t oarb:2;
		uint64_t rxbuf2:2;
		uint64_t oarb2:2;
		uint64_t optrs:4;
		uint64_t obulk:4;
		uint64_t rtn:2;
		uint64_t ofree:1;
		uint64_t itag:1;
		uint64_t otag:2;
		uint64_t bell:2;
		uint64_t cram:2;
		uint64_t mram:2;
		uint64_t lram:1;
		uint64_t reserved_45_63:19;
#endif
	} s;
	struct cvmx_sriox_bist_status_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_44_63:20;
		uint64_t mram:2;
		uint64_t cram:2;
		uint64_t bell:2;
		uint64_t otag:2;
		uint64_t itag:1;
		uint64_t ofree:1;
		uint64_t rtn:2;
		uint64_t obulk:4;
		uint64_t optrs:4;
		uint64_t oarb2:2;
		uint64_t rxbuf2:2;
		uint64_t oarb:2;
		uint64_t ispf:1;
		uint64_t ospf:1;
		uint64_t txbuf:2;
		uint64_t rxbuf:2;
		uint64_t imsg:5;
		uint64_t omsg:7;
#else
		uint64_t omsg:7;
		uint64_t imsg:5;
		uint64_t rxbuf:2;
		uint64_t txbuf:2;
		uint64_t ospf:1;
		uint64_t ispf:1;
		uint64_t oarb:2;
		uint64_t rxbuf2:2;
		uint64_t oarb2:2;
		uint64_t optrs:4;
		uint64_t obulk:4;
		uint64_t rtn:2;
		uint64_t ofree:1;
		uint64_t itag:1;
		uint64_t otag:2;
		uint64_t bell:2;
		uint64_t cram:2;
		uint64_t mram:2;
		uint64_t reserved_44_63:20;
#endif
	} cn63xx;
	struct cvmx_sriox_bist_status_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_44_63:20;
		uint64_t mram:2;
		uint64_t cram:2;
		uint64_t bell:2;
		uint64_t otag:2;
		uint64_t itag:1;
		uint64_t ofree:1;
		uint64_t rtn:2;
		uint64_t obulk:4;
		uint64_t optrs:4;
		uint64_t reserved_20_23:4;
		uint64_t oarb:2;
		uint64_t ispf:1;
		uint64_t ospf:1;
		uint64_t txbuf:2;
		uint64_t rxbuf:2;
		uint64_t imsg:5;
		uint64_t omsg:7;
#else
		uint64_t omsg:7;
		uint64_t imsg:5;
		uint64_t rxbuf:2;
		uint64_t txbuf:2;
		uint64_t ospf:1;
		uint64_t ispf:1;
		uint64_t oarb:2;
		uint64_t reserved_20_23:4;
		uint64_t optrs:4;
		uint64_t obulk:4;
		uint64_t rtn:2;
		uint64_t ofree:1;
		uint64_t itag:1;
		uint64_t otag:2;
		uint64_t bell:2;
		uint64_t cram:2;
		uint64_t mram:2;
		uint64_t reserved_44_63:20;
#endif
	} cn63xxp1;
};

union cvmx_sriox_imsg_ctrl {
	uint64_t u64;
	struct cvmx_sriox_imsg_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t to_mode:1;
		uint64_t reserved_30_30:1;
		uint64_t rsp_thr:6;
		uint64_t reserved_22_23:2;
		uint64_t rp1_sid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_pid:2;
		uint64_t reserved_15_15:1;
		uint64_t prt_sel:3;
		uint64_t lttr:4;
		uint64_t prio:4;
		uint64_t mbox:4;
#else
		uint64_t mbox:4;
		uint64_t prio:4;
		uint64_t lttr:4;
		uint64_t prt_sel:3;
		uint64_t reserved_15_15:1;
		uint64_t rp0_pid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_sid:1;
		uint64_t reserved_22_23:2;
		uint64_t rsp_thr:6;
		uint64_t reserved_30_30:1;
		uint64_t to_mode:1;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_imsg_inst_hdrx {
	uint64_t u64;
	struct cvmx_sriox_imsg_inst_hdrx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t r:1;
		uint64_t reserved_58_62:5;
		uint64_t pm:2;
		uint64_t reserved_55_55:1;
		uint64_t sl:7;
		uint64_t reserved_46_47:2;
		uint64_t nqos:1;
		uint64_t ngrp:1;
		uint64_t ntt:1;
		uint64_t ntag:1;
		uint64_t reserved_35_41:7;
		uint64_t rs:1;
		uint64_t tt:2;
		uint64_t tag:32;
#else
		uint64_t tag:32;
		uint64_t tt:2;
		uint64_t rs:1;
		uint64_t reserved_35_41:7;
		uint64_t ntag:1;
		uint64_t ntt:1;
		uint64_t ngrp:1;
		uint64_t nqos:1;
		uint64_t reserved_46_47:2;
		uint64_t sl:7;
		uint64_t reserved_55_55:1;
		uint64_t pm:2;
		uint64_t reserved_58_62:5;
		uint64_t r:1;
#endif
	} s;
};

union cvmx_sriox_imsg_qos_grpx {
	uint64_t u64;
	struct cvmx_sriox_imsg_qos_grpx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_63_63:1;
		uint64_t qos7:3;
		uint64_t grp7:4;
		uint64_t reserved_55_55:1;
		uint64_t qos6:3;
		uint64_t grp6:4;
		uint64_t reserved_47_47:1;
		uint64_t qos5:3;
		uint64_t grp5:4;
		uint64_t reserved_39_39:1;
		uint64_t qos4:3;
		uint64_t grp4:4;
		uint64_t reserved_31_31:1;
		uint64_t qos3:3;
		uint64_t grp3:4;
		uint64_t reserved_23_23:1;
		uint64_t qos2:3;
		uint64_t grp2:4;
		uint64_t reserved_15_15:1;
		uint64_t qos1:3;
		uint64_t grp1:4;
		uint64_t reserved_7_7:1;
		uint64_t qos0:3;
		uint64_t grp0:4;
#else
		uint64_t grp0:4;
		uint64_t qos0:3;
		uint64_t reserved_7_7:1;
		uint64_t grp1:4;
		uint64_t qos1:3;
		uint64_t reserved_15_15:1;
		uint64_t grp2:4;
		uint64_t qos2:3;
		uint64_t reserved_23_23:1;
		uint64_t grp3:4;
		uint64_t qos3:3;
		uint64_t reserved_31_31:1;
		uint64_t grp4:4;
		uint64_t qos4:3;
		uint64_t reserved_39_39:1;
		uint64_t grp5:4;
		uint64_t qos5:3;
		uint64_t reserved_47_47:1;
		uint64_t grp6:4;
		uint64_t qos6:3;
		uint64_t reserved_55_55:1;
		uint64_t grp7:4;
		uint64_t qos7:3;
		uint64_t reserved_63_63:1;
#endif
	} s;
};

union cvmx_sriox_imsg_statusx {
	uint64_t u64;
	struct cvmx_sriox_imsg_statusx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t val1:1;
		uint64_t err1:1;
		uint64_t toe1:1;
		uint64_t toc1:1;
		uint64_t prt1:1;
		uint64_t reserved_58_58:1;
		uint64_t tt1:1;
		uint64_t dis1:1;
		uint64_t seg1:4;
		uint64_t mbox1:2;
		uint64_t lttr1:2;
		uint64_t sid1:16;
		uint64_t val0:1;
		uint64_t err0:1;
		uint64_t toe0:1;
		uint64_t toc0:1;
		uint64_t prt0:1;
		uint64_t reserved_26_26:1;
		uint64_t tt0:1;
		uint64_t dis0:1;
		uint64_t seg0:4;
		uint64_t mbox0:2;
		uint64_t lttr0:2;
		uint64_t sid0:16;
#else
		uint64_t sid0:16;
		uint64_t lttr0:2;
		uint64_t mbox0:2;
		uint64_t seg0:4;
		uint64_t dis0:1;
		uint64_t tt0:1;
		uint64_t reserved_26_26:1;
		uint64_t prt0:1;
		uint64_t toc0:1;
		uint64_t toe0:1;
		uint64_t err0:1;
		uint64_t val0:1;
		uint64_t sid1:16;
		uint64_t lttr1:2;
		uint64_t mbox1:2;
		uint64_t seg1:4;
		uint64_t dis1:1;
		uint64_t tt1:1;
		uint64_t reserved_58_58:1;
		uint64_t prt1:1;
		uint64_t toc1:1;
		uint64_t toe1:1;
		uint64_t err1:1;
		uint64_t val1:1;
#endif
	} s;
};

union cvmx_sriox_imsg_vport_thr {
	uint64_t u64;
	struct cvmx_sriox_imsg_vport_thr_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_54_63:10;
		uint64_t max_tot:6;
		uint64_t reserved_46_47:2;
		uint64_t max_s1:6;
		uint64_t reserved_38_39:2;
		uint64_t max_s0:6;
		uint64_t sp_vport:1;
		uint64_t reserved_20_30:11;
		uint64_t buf_thr:4;
		uint64_t reserved_14_15:2;
		uint64_t max_p1:6;
		uint64_t reserved_6_7:2;
		uint64_t max_p0:6;
#else
		uint64_t max_p0:6;
		uint64_t reserved_6_7:2;
		uint64_t max_p1:6;
		uint64_t reserved_14_15:2;
		uint64_t buf_thr:4;
		uint64_t reserved_20_30:11;
		uint64_t sp_vport:1;
		uint64_t max_s0:6;
		uint64_t reserved_38_39:2;
		uint64_t max_s1:6;
		uint64_t reserved_46_47:2;
		uint64_t max_tot:6;
		uint64_t reserved_54_63:10;
#endif
	} s;
};

union cvmx_sriox_imsg_vport_thr2 {
	uint64_t u64;
	struct cvmx_sriox_imsg_vport_thr2_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_46_63:18;
		uint64_t max_s3:6;
		uint64_t reserved_38_39:2;
		uint64_t max_s2:6;
		uint64_t reserved_0_31:32;
#else
		uint64_t reserved_0_31:32;
		uint64_t max_s2:6;
		uint64_t reserved_38_39:2;
		uint64_t max_s3:6;
		uint64_t reserved_46_63:18;
#endif
	} s;
};

union cvmx_sriox_int2_enable {
	uint64_t u64;
	struct cvmx_sriox_int2_enable_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_1_63:63;
		uint64_t pko_rst:1;
#else
		uint64_t pko_rst:1;
		uint64_t reserved_1_63:63;
#endif
	} s;
};

union cvmx_sriox_int2_reg {
	uint64_t u64;
	struct cvmx_sriox_int2_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t int_sum:1;
		uint64_t reserved_1_30:30;
		uint64_t pko_rst:1;
#else
		uint64_t pko_rst:1;
		uint64_t reserved_1_30:30;
		uint64_t int_sum:1;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_int_enable {
	uint64_t u64;
	struct cvmx_sriox_int_enable_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_27_63:37;
		uint64_t zero_pkt:1;
		uint64_t ttl_tout:1;
		uint64_t fail:1;
		uint64_t degrade:1;
		uint64_t mac_buf:1;
		uint64_t f_error:1;
		uint64_t rtry_err:1;
		uint64_t pko_err:1;
		uint64_t omsg_err:1;
		uint64_t omsg1:1;
		uint64_t omsg0:1;
		uint64_t link_up:1;
		uint64_t link_dwn:1;
		uint64_t phy_erb:1;
		uint64_t log_erb:1;
		uint64_t soft_rx:1;
		uint64_t soft_tx:1;
		uint64_t mce_rx:1;
		uint64_t mce_tx:1;
		uint64_t wr_done:1;
		uint64_t sli_err:1;
		uint64_t deny_wr:1;
		uint64_t bar_err:1;
		uint64_t maint_op:1;
		uint64_t rxbell:1;
		uint64_t bell_err:1;
		uint64_t txbell:1;
#else
		uint64_t txbell:1;
		uint64_t bell_err:1;
		uint64_t rxbell:1;
		uint64_t maint_op:1;
		uint64_t bar_err:1;
		uint64_t deny_wr:1;
		uint64_t sli_err:1;
		uint64_t wr_done:1;
		uint64_t mce_tx:1;
		uint64_t mce_rx:1;
		uint64_t soft_tx:1;
		uint64_t soft_rx:1;
		uint64_t log_erb:1;
		uint64_t phy_erb:1;
		uint64_t link_dwn:1;
		uint64_t link_up:1;
		uint64_t omsg0:1;
		uint64_t omsg1:1;
		uint64_t omsg_err:1;
		uint64_t pko_err:1;
		uint64_t rtry_err:1;
		uint64_t f_error:1;
		uint64_t mac_buf:1;
		uint64_t degrade:1;
		uint64_t fail:1;
		uint64_t ttl_tout:1;
		uint64_t zero_pkt:1;
		uint64_t reserved_27_63:37;
#endif
	} s;
	struct cvmx_sriox_int_enable_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_22_63:42;
		uint64_t f_error:1;
		uint64_t rtry_err:1;
		uint64_t pko_err:1;
		uint64_t omsg_err:1;
		uint64_t omsg1:1;
		uint64_t omsg0:1;
		uint64_t link_up:1;
		uint64_t link_dwn:1;
		uint64_t phy_erb:1;
		uint64_t log_erb:1;
		uint64_t soft_rx:1;
		uint64_t soft_tx:1;
		uint64_t mce_rx:1;
		uint64_t mce_tx:1;
		uint64_t wr_done:1;
		uint64_t sli_err:1;
		uint64_t deny_wr:1;
		uint64_t bar_err:1;
		uint64_t maint_op:1;
		uint64_t rxbell:1;
		uint64_t bell_err:1;
		uint64_t txbell:1;
#else
		uint64_t txbell:1;
		uint64_t bell_err:1;
		uint64_t rxbell:1;
		uint64_t maint_op:1;
		uint64_t bar_err:1;
		uint64_t deny_wr:1;
		uint64_t sli_err:1;
		uint64_t wr_done:1;
		uint64_t mce_tx:1;
		uint64_t mce_rx:1;
		uint64_t soft_tx:1;
		uint64_t soft_rx:1;
		uint64_t log_erb:1;
		uint64_t phy_erb:1;
		uint64_t link_dwn:1;
		uint64_t link_up:1;
		uint64_t omsg0:1;
		uint64_t omsg1:1;
		uint64_t omsg_err:1;
		uint64_t pko_err:1;
		uint64_t rtry_err:1;
		uint64_t f_error:1;
		uint64_t reserved_22_63:42;
#endif
	} cn63xxp1;
};

union cvmx_sriox_int_info0 {
	uint64_t u64;
	struct cvmx_sriox_int_info0_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t cmd:4;
		uint64_t type:4;
		uint64_t tag:8;
		uint64_t reserved_42_47:6;
		uint64_t length:10;
		uint64_t status:3;
		uint64_t reserved_16_28:13;
		uint64_t be0:8;
		uint64_t be1:8;
#else
		uint64_t be1:8;
		uint64_t be0:8;
		uint64_t reserved_16_28:13;
		uint64_t status:3;
		uint64_t length:10;
		uint64_t reserved_42_47:6;
		uint64_t tag:8;
		uint64_t type:4;
		uint64_t cmd:4;
#endif
	} s;
};

union cvmx_sriox_int_info1 {
	uint64_t u64;
	struct cvmx_sriox_int_info1_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t info1:64;
#else
		uint64_t info1:64;
#endif
	} s;
};

union cvmx_sriox_int_info2 {
	uint64_t u64;
	struct cvmx_sriox_int_info2_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t prio:2;
		uint64_t tt:1;
		uint64_t sis:1;
		uint64_t ssize:4;
		uint64_t did:16;
		uint64_t xmbox:4;
		uint64_t mbox:2;
		uint64_t letter:2;
		uint64_t rsrvd:30;
		uint64_t lns:1;
		uint64_t intr:1;
#else
		uint64_t intr:1;
		uint64_t lns:1;
		uint64_t rsrvd:30;
		uint64_t letter:2;
		uint64_t mbox:2;
		uint64_t xmbox:4;
		uint64_t did:16;
		uint64_t ssize:4;
		uint64_t sis:1;
		uint64_t tt:1;
		uint64_t prio:2;
#endif
	} s;
};

union cvmx_sriox_int_info3 {
	uint64_t u64;
	struct cvmx_sriox_int_info3_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t prio:2;
		uint64_t tt:2;
		uint64_t type:4;
		uint64_t other:48;
		uint64_t reserved_0_7:8;
#else
		uint64_t reserved_0_7:8;
		uint64_t other:48;
		uint64_t type:4;
		uint64_t tt:2;
		uint64_t prio:2;
#endif
	} s;
};

union cvmx_sriox_int_reg {
	uint64_t u64;
	struct cvmx_sriox_int_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t int2_sum:1;
		uint64_t reserved_27_30:4;
		uint64_t zero_pkt:1;
		uint64_t ttl_tout:1;
		uint64_t fail:1;
		uint64_t degrad:1;
		uint64_t mac_buf:1;
		uint64_t f_error:1;
		uint64_t rtry_err:1;
		uint64_t pko_err:1;
		uint64_t omsg_err:1;
		uint64_t omsg1:1;
		uint64_t omsg0:1;
		uint64_t link_up:1;
		uint64_t link_dwn:1;
		uint64_t phy_erb:1;
		uint64_t log_erb:1;
		uint64_t soft_rx:1;
		uint64_t soft_tx:1;
		uint64_t mce_rx:1;
		uint64_t mce_tx:1;
		uint64_t wr_done:1;
		uint64_t sli_err:1;
		uint64_t deny_wr:1;
		uint64_t bar_err:1;
		uint64_t maint_op:1;
		uint64_t rxbell:1;
		uint64_t bell_err:1;
		uint64_t txbell:1;
#else
		uint64_t txbell:1;
		uint64_t bell_err:1;
		uint64_t rxbell:1;
		uint64_t maint_op:1;
		uint64_t bar_err:1;
		uint64_t deny_wr:1;
		uint64_t sli_err:1;
		uint64_t wr_done:1;
		uint64_t mce_tx:1;
		uint64_t mce_rx:1;
		uint64_t soft_tx:1;
		uint64_t soft_rx:1;
		uint64_t log_erb:1;
		uint64_t phy_erb:1;
		uint64_t link_dwn:1;
		uint64_t link_up:1;
		uint64_t omsg0:1;
		uint64_t omsg1:1;
		uint64_t omsg_err:1;
		uint64_t pko_err:1;
		uint64_t rtry_err:1;
		uint64_t f_error:1;
		uint64_t mac_buf:1;
		uint64_t degrad:1;
		uint64_t fail:1;
		uint64_t ttl_tout:1;
		uint64_t zero_pkt:1;
		uint64_t reserved_27_30:4;
		uint64_t int2_sum:1;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_sriox_int_reg_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_22_63:42;
		uint64_t f_error:1;
		uint64_t rtry_err:1;
		uint64_t pko_err:1;
		uint64_t omsg_err:1;
		uint64_t omsg1:1;
		uint64_t omsg0:1;
		uint64_t link_up:1;
		uint64_t link_dwn:1;
		uint64_t phy_erb:1;
		uint64_t log_erb:1;
		uint64_t soft_rx:1;
		uint64_t soft_tx:1;
		uint64_t mce_rx:1;
		uint64_t mce_tx:1;
		uint64_t wr_done:1;
		uint64_t sli_err:1;
		uint64_t deny_wr:1;
		uint64_t bar_err:1;
		uint64_t maint_op:1;
		uint64_t rxbell:1;
		uint64_t bell_err:1;
		uint64_t txbell:1;
#else
		uint64_t txbell:1;
		uint64_t bell_err:1;
		uint64_t rxbell:1;
		uint64_t maint_op:1;
		uint64_t bar_err:1;
		uint64_t deny_wr:1;
		uint64_t sli_err:1;
		uint64_t wr_done:1;
		uint64_t mce_tx:1;
		uint64_t mce_rx:1;
		uint64_t soft_tx:1;
		uint64_t soft_rx:1;
		uint64_t log_erb:1;
		uint64_t phy_erb:1;
		uint64_t link_dwn:1;
		uint64_t link_up:1;
		uint64_t omsg0:1;
		uint64_t omsg1:1;
		uint64_t omsg_err:1;
		uint64_t pko_err:1;
		uint64_t rtry_err:1;
		uint64_t f_error:1;
		uint64_t reserved_22_63:42;
#endif
	} cn63xxp1;
};

union cvmx_sriox_ip_feature {
	uint64_t u64;
	struct cvmx_sriox_ip_feature_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t ops:32;
		uint64_t reserved_15_31:17;
		uint64_t no_vmin:1;
		uint64_t a66:1;
		uint64_t a50:1;
		uint64_t reserved_11_11:1;
		uint64_t tx_flow:1;
		uint64_t pt_width:2;
		uint64_t tx_pol:4;
		uint64_t rx_pol:4;
#else
		uint64_t rx_pol:4;
		uint64_t tx_pol:4;
		uint64_t pt_width:2;
		uint64_t tx_flow:1;
		uint64_t reserved_11_11:1;
		uint64_t a50:1;
		uint64_t a66:1;
		uint64_t no_vmin:1;
		uint64_t reserved_15_31:17;
		uint64_t ops:32;
#endif
	} s;
	struct cvmx_sriox_ip_feature_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t ops:32;
		uint64_t reserved_14_31:18;
		uint64_t a66:1;
		uint64_t a50:1;
		uint64_t reserved_11_11:1;
		uint64_t tx_flow:1;
		uint64_t pt_width:2;
		uint64_t tx_pol:4;
		uint64_t rx_pol:4;
#else
		uint64_t rx_pol:4;
		uint64_t tx_pol:4;
		uint64_t pt_width:2;
		uint64_t tx_flow:1;
		uint64_t reserved_11_11:1;
		uint64_t a50:1;
		uint64_t a66:1;
		uint64_t reserved_14_31:18;
		uint64_t ops:32;
#endif
	} cn63xx;
};

union cvmx_sriox_mac_buffers {
	uint64_t u64;
	struct cvmx_sriox_mac_buffers_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_56_63:8;
		uint64_t tx_enb:8;
		uint64_t reserved_44_47:4;
		uint64_t tx_inuse:4;
		uint64_t tx_stat:8;
		uint64_t reserved_24_31:8;
		uint64_t rx_enb:8;
		uint64_t reserved_12_15:4;
		uint64_t rx_inuse:4;
		uint64_t rx_stat:8;
#else
		uint64_t rx_stat:8;
		uint64_t rx_inuse:4;
		uint64_t reserved_12_15:4;
		uint64_t rx_enb:8;
		uint64_t reserved_24_31:8;
		uint64_t tx_stat:8;
		uint64_t tx_inuse:4;
		uint64_t reserved_44_47:4;
		uint64_t tx_enb:8;
		uint64_t reserved_56_63:8;
#endif
	} s;
};

union cvmx_sriox_maint_op {
	uint64_t u64;
	struct cvmx_sriox_maint_op_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t wr_data:32;
		uint64_t reserved_27_31:5;
		uint64_t fail:1;
		uint64_t pending:1;
		uint64_t op:1;
		uint64_t addr:24;
#else
		uint64_t addr:24;
		uint64_t op:1;
		uint64_t pending:1;
		uint64_t fail:1;
		uint64_t reserved_27_31:5;
		uint64_t wr_data:32;
#endif
	} s;
};

union cvmx_sriox_maint_rd_data {
	uint64_t u64;
	struct cvmx_sriox_maint_rd_data_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_33_63:31;
		uint64_t valid:1;
		uint64_t rd_data:32;
#else
		uint64_t rd_data:32;
		uint64_t valid:1;
		uint64_t reserved_33_63:31;
#endif
	} s;
};

union cvmx_sriox_mce_tx_ctl {
	uint64_t u64;
	struct cvmx_sriox_mce_tx_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_1_63:63;
		uint64_t mce:1;
#else
		uint64_t mce:1;
		uint64_t reserved_1_63:63;
#endif
	} s;
};

union cvmx_sriox_mem_op_ctrl {
	uint64_t u64;
	struct cvmx_sriox_mem_op_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_10_63:54;
		uint64_t rr_ro:1;
		uint64_t w_ro:1;
		uint64_t reserved_6_7:2;
		uint64_t rp1_sid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_pid:2;
#else
		uint64_t rp0_pid:2;
		uint64_t rp1_pid:1;
		uint64_t rp0_sid:2;
		uint64_t rp1_sid:1;
		uint64_t reserved_6_7:2;
		uint64_t w_ro:1;
		uint64_t rr_ro:1;
		uint64_t reserved_10_63:54;
#endif
	} s;
};

union cvmx_sriox_omsg_ctrlx {
	uint64_t u64;
	struct cvmx_sriox_omsg_ctrlx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t testmode:1;
		uint64_t reserved_37_62:26;
		uint64_t silo_max:5;
		uint64_t rtry_thr:16;
		uint64_t rtry_en:1;
		uint64_t reserved_11_14:4;
		uint64_t idm_tt:1;
		uint64_t idm_sis:1;
		uint64_t idm_did:1;
		uint64_t lttr_sp:4;
		uint64_t lttr_mp:4;
#else
		uint64_t lttr_mp:4;
		uint64_t lttr_sp:4;
		uint64_t idm_did:1;
		uint64_t idm_sis:1;
		uint64_t idm_tt:1;
		uint64_t reserved_11_14:4;
		uint64_t rtry_en:1;
		uint64_t rtry_thr:16;
		uint64_t silo_max:5;
		uint64_t reserved_37_62:26;
		uint64_t testmode:1;
#endif
	} s;
	struct cvmx_sriox_omsg_ctrlx_cn63xxp1 {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t testmode:1;
		uint64_t reserved_32_62:31;
		uint64_t rtry_thr:16;
		uint64_t rtry_en:1;
		uint64_t reserved_11_14:4;
		uint64_t idm_tt:1;
		uint64_t idm_sis:1;
		uint64_t idm_did:1;
		uint64_t lttr_sp:4;
		uint64_t lttr_mp:4;
#else
		uint64_t lttr_mp:4;
		uint64_t lttr_sp:4;
		uint64_t idm_did:1;
		uint64_t idm_sis:1;
		uint64_t idm_tt:1;
		uint64_t reserved_11_14:4;
		uint64_t rtry_en:1;
		uint64_t rtry_thr:16;
		uint64_t reserved_32_62:31;
		uint64_t testmode:1;
#endif
	} cn63xxp1;
};

union cvmx_sriox_omsg_done_countsx {
	uint64_t u64;
	struct cvmx_sriox_omsg_done_countsx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t bad:16;
		uint64_t good:16;
#else
		uint64_t good:16;
		uint64_t bad:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_omsg_fmp_mrx {
	uint64_t u64;
	struct cvmx_sriox_omsg_fmp_mrx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_15_63:49;
		uint64_t ctlr_sp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_nmp:1;
		uint64_t id_sp:1;
		uint64_t id_fmp:1;
		uint64_t id_nmp:1;
		uint64_t id_psd:1;
		uint64_t mbox_sp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_nmp:1;
		uint64_t mbox_psd:1;
		uint64_t all_sp:1;
		uint64_t all_fmp:1;
		uint64_t all_nmp:1;
		uint64_t all_psd:1;
#else
		uint64_t all_psd:1;
		uint64_t all_nmp:1;
		uint64_t all_fmp:1;
		uint64_t all_sp:1;
		uint64_t mbox_psd:1;
		uint64_t mbox_nmp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_sp:1;
		uint64_t id_psd:1;
		uint64_t id_nmp:1;
		uint64_t id_fmp:1;
		uint64_t id_sp:1;
		uint64_t ctlr_nmp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_sp:1;
		uint64_t reserved_15_63:49;
#endif
	} s;
};

union cvmx_sriox_omsg_nmp_mrx {
	uint64_t u64;
	struct cvmx_sriox_omsg_nmp_mrx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_15_63:49;
		uint64_t ctlr_sp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_nmp:1;
		uint64_t id_sp:1;
		uint64_t id_fmp:1;
		uint64_t id_nmp:1;
		uint64_t reserved_8_8:1;
		uint64_t mbox_sp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_nmp:1;
		uint64_t reserved_4_4:1;
		uint64_t all_sp:1;
		uint64_t all_fmp:1;
		uint64_t all_nmp:1;
		uint64_t reserved_0_0:1;
#else
		uint64_t reserved_0_0:1;
		uint64_t all_nmp:1;
		uint64_t all_fmp:1;
		uint64_t all_sp:1;
		uint64_t reserved_4_4:1;
		uint64_t mbox_nmp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_sp:1;
		uint64_t reserved_8_8:1;
		uint64_t id_nmp:1;
		uint64_t id_fmp:1;
		uint64_t id_sp:1;
		uint64_t ctlr_nmp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_sp:1;
		uint64_t reserved_15_63:49;
#endif
	} s;
};

union cvmx_sriox_omsg_portx {
	uint64_t u64;
	struct cvmx_sriox_omsg_portx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t enable:1;
		uint64_t reserved_3_30:28;
		uint64_t port:3;
#else
		uint64_t port:3;
		uint64_t reserved_3_30:28;
		uint64_t enable:1;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_sriox_omsg_portx_cn63xx {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t enable:1;
		uint64_t reserved_2_30:29;
		uint64_t port:2;
#else
		uint64_t port:2;
		uint64_t reserved_2_30:29;
		uint64_t enable:1;
		uint64_t reserved_32_63:32;
#endif
	} cn63xx;
};

union cvmx_sriox_omsg_silo_thr {
	uint64_t u64;
	struct cvmx_sriox_omsg_silo_thr_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_5_63:59;
		uint64_t tot_silo:5;
#else
		uint64_t tot_silo:5;
		uint64_t reserved_5_63:59;
#endif
	} s;
};

union cvmx_sriox_omsg_sp_mrx {
	uint64_t u64;
	struct cvmx_sriox_omsg_sp_mrx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_16_63:48;
		uint64_t xmbox_sp:1;
		uint64_t ctlr_sp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_nmp:1;
		uint64_t id_sp:1;
		uint64_t id_fmp:1;
		uint64_t id_nmp:1;
		uint64_t id_psd:1;
		uint64_t mbox_sp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_nmp:1;
		uint64_t mbox_psd:1;
		uint64_t all_sp:1;
		uint64_t all_fmp:1;
		uint64_t all_nmp:1;
		uint64_t all_psd:1;
#else
		uint64_t all_psd:1;
		uint64_t all_nmp:1;
		uint64_t all_fmp:1;
		uint64_t all_sp:1;
		uint64_t mbox_psd:1;
		uint64_t mbox_nmp:1;
		uint64_t mbox_fmp:1;
		uint64_t mbox_sp:1;
		uint64_t id_psd:1;
		uint64_t id_nmp:1;
		uint64_t id_fmp:1;
		uint64_t id_sp:1;
		uint64_t ctlr_nmp:1;
		uint64_t ctlr_fmp:1;
		uint64_t ctlr_sp:1;
		uint64_t xmbox_sp:1;
		uint64_t reserved_16_63:48;
#endif
	} s;
};

union cvmx_sriox_priox_in_use {
	uint64_t u64;
	struct cvmx_sriox_priox_in_use_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t end_cnt:16;
		uint64_t start_cnt:16;
#else
		uint64_t start_cnt:16;
		uint64_t end_cnt:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_rx_bell {
	uint64_t u64;
	struct cvmx_sriox_rx_bell_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_48_63:16;
		uint64_t data:16;
		uint64_t src_id:16;
		uint64_t count:8;
		uint64_t reserved_5_7:3;
		uint64_t dest_id:1;
		uint64_t id16:1;
		uint64_t reserved_2_2:1;
		uint64_t priority:2;
#else
		uint64_t priority:2;
		uint64_t reserved_2_2:1;
		uint64_t id16:1;
		uint64_t dest_id:1;
		uint64_t reserved_5_7:3;
		uint64_t count:8;
		uint64_t src_id:16;
		uint64_t data:16;
		uint64_t reserved_48_63:16;
#endif
	} s;
};

union cvmx_sriox_rx_bell_seq {
	uint64_t u64;
	struct cvmx_sriox_rx_bell_seq_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_40_63:24;
		uint64_t count:8;
		uint64_t seq:32;
#else
		uint64_t seq:32;
		uint64_t count:8;
		uint64_t reserved_40_63:24;
#endif
	} s;
};

union cvmx_sriox_rx_status {
	uint64_t u64;
	struct cvmx_sriox_rx_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t rtn_pr3:8;
		uint64_t rtn_pr2:8;
		uint64_t rtn_pr1:8;
		uint64_t reserved_28_39:12;
		uint64_t mbox:4;
		uint64_t comp:8;
		uint64_t reserved_13_15:3;
		uint64_t n_post:5;
		uint64_t post:8;
#else
		uint64_t post:8;
		uint64_t n_post:5;
		uint64_t reserved_13_15:3;
		uint64_t comp:8;
		uint64_t mbox:4;
		uint64_t reserved_28_39:12;
		uint64_t rtn_pr1:8;
		uint64_t rtn_pr2:8;
		uint64_t rtn_pr3:8;
#endif
	} s;
};

union cvmx_sriox_s2m_typex {
	uint64_t u64;
	struct cvmx_sriox_s2m_typex_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_19_63:45;
		uint64_t wr_op:3;
		uint64_t reserved_15_15:1;
		uint64_t rd_op:3;
		uint64_t wr_prior:2;
		uint64_t rd_prior:2;
		uint64_t reserved_6_7:2;
		uint64_t src_id:1;
		uint64_t id16:1;
		uint64_t reserved_2_3:2;
		uint64_t iaow_sel:2;
#else
		uint64_t iaow_sel:2;
		uint64_t reserved_2_3:2;
		uint64_t id16:1;
		uint64_t src_id:1;
		uint64_t reserved_6_7:2;
		uint64_t rd_prior:2;
		uint64_t wr_prior:2;
		uint64_t rd_op:3;
		uint64_t reserved_15_15:1;
		uint64_t wr_op:3;
		uint64_t reserved_19_63:45;
#endif
	} s;
};

union cvmx_sriox_seq {
	uint64_t u64;
	struct cvmx_sriox_seq_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t seq:32;
#else
		uint64_t seq:32;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_status_reg {
	uint64_t u64;
	struct cvmx_sriox_status_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_2_63:62;
		uint64_t access:1;
		uint64_t srio:1;
#else
		uint64_t srio:1;
		uint64_t access:1;
		uint64_t reserved_2_63:62;
#endif
	} s;
};

union cvmx_sriox_tag_ctrl {
	uint64_t u64;
	struct cvmx_sriox_tag_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_17_63:47;
		uint64_t o_clr:1;
		uint64_t reserved_13_15:3;
		uint64_t otag:5;
		uint64_t reserved_5_7:3;
		uint64_t itag:5;
#else
		uint64_t itag:5;
		uint64_t reserved_5_7:3;
		uint64_t otag:5;
		uint64_t reserved_13_15:3;
		uint64_t o_clr:1;
		uint64_t reserved_17_63:47;
#endif
	} s;
};

union cvmx_sriox_tlp_credits {
	uint64_t u64;
	struct cvmx_sriox_tlp_credits_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_28_63:36;
		uint64_t mbox:4;
		uint64_t comp:8;
		uint64_t reserved_13_15:3;
		uint64_t n_post:5;
		uint64_t post:8;
#else
		uint64_t post:8;
		uint64_t n_post:5;
		uint64_t reserved_13_15:3;
		uint64_t comp:8;
		uint64_t mbox:4;
		uint64_t reserved_28_63:36;
#endif
	} s;
};

union cvmx_sriox_tx_bell {
	uint64_t u64;
	struct cvmx_sriox_tx_bell_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_48_63:16;
		uint64_t data:16;
		uint64_t dest_id:16;
		uint64_t reserved_9_15:7;
		uint64_t pending:1;
		uint64_t reserved_5_7:3;
		uint64_t src_id:1;
		uint64_t id16:1;
		uint64_t reserved_2_2:1;
		uint64_t priority:2;
#else
		uint64_t priority:2;
		uint64_t reserved_2_2:1;
		uint64_t id16:1;
		uint64_t src_id:1;
		uint64_t reserved_5_7:3;
		uint64_t pending:1;
		uint64_t reserved_9_15:7;
		uint64_t dest_id:16;
		uint64_t data:16;
		uint64_t reserved_48_63:16;
#endif
	} s;
};

union cvmx_sriox_tx_bell_info {
	uint64_t u64;
	struct cvmx_sriox_tx_bell_info_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_48_63:16;
		uint64_t data:16;
		uint64_t dest_id:16;
		uint64_t reserved_8_15:8;
		uint64_t timeout:1;
		uint64_t error:1;
		uint64_t retry:1;
		uint64_t src_id:1;
		uint64_t id16:1;
		uint64_t reserved_2_2:1;
		uint64_t priority:2;
#else
		uint64_t priority:2;
		uint64_t reserved_2_2:1;
		uint64_t id16:1;
		uint64_t src_id:1;
		uint64_t retry:1;
		uint64_t error:1;
		uint64_t timeout:1;
		uint64_t reserved_8_15:8;
		uint64_t dest_id:16;
		uint64_t data:16;
		uint64_t reserved_48_63:16;
#endif
	} s;
};

union cvmx_sriox_tx_ctrl {
	uint64_t u64;
	struct cvmx_sriox_tx_ctrl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_53_63:11;
		uint64_t tag_th2:5;
		uint64_t reserved_45_47:3;
		uint64_t tag_th1:5;
		uint64_t reserved_37_39:3;
		uint64_t tag_th0:5;
		uint64_t reserved_20_31:12;
		uint64_t tx_th2:4;
		uint64_t reserved_12_15:4;
		uint64_t tx_th1:4;
		uint64_t reserved_4_7:4;
		uint64_t tx_th0:4;
#else
		uint64_t tx_th0:4;
		uint64_t reserved_4_7:4;
		uint64_t tx_th1:4;
		uint64_t reserved_12_15:4;
		uint64_t tx_th2:4;
		uint64_t reserved_20_31:12;
		uint64_t tag_th0:5;
		uint64_t reserved_37_39:3;
		uint64_t tag_th1:5;
		uint64_t reserved_45_47:3;
		uint64_t tag_th2:5;
		uint64_t reserved_53_63:11;
#endif
	} s;
};

union cvmx_sriox_tx_emphasis {
	uint64_t u64;
	struct cvmx_sriox_tx_emphasis_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_4_63:60;
		uint64_t emph:4;
#else
		uint64_t emph:4;
		uint64_t reserved_4_63:60;
#endif
	} s;
};

union cvmx_sriox_tx_status {
	uint64_t u64;
	struct cvmx_sriox_tx_status_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t s2m_pr3:8;
		uint64_t s2m_pr2:8;
		uint64_t s2m_pr1:8;
		uint64_t s2m_pr0:8;
#else
		uint64_t s2m_pr0:8;
		uint64_t s2m_pr1:8;
		uint64_t s2m_pr2:8;
		uint64_t s2m_pr3:8;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

union cvmx_sriox_wr_done_counts {
	uint64_t u64;
	struct cvmx_sriox_wr_done_counts_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t bad:16;
		uint64_t good:16;
#else
		uint64_t good:16;
		uint64_t bad:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
};

#endif