summaryrefslogtreecommitdiffstats
path: root/test cases/common/147 simd/simd_sse3.c
blob: 29a35e60f1a1ea92263eb1a80a6f41c7dd1f4d87 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
#include<simdconfig.h>
#include<simdfuncs.h>

#ifdef _MSC_VER
#include<intrin.h>
int sse3_available(void) {
    return 1;
}
#else

#include<pmmintrin.h>
#include<cpuid.h>
#include<stdint.h>

#if defined(__APPLE__)
int sse3_available(void) { return 1; }
#else
int sse3_available(void) {
    return __builtin_cpu_supports("sse3");
}
#endif
#endif

void increment_sse3(float arr[4]) {
    ALIGN_16 double darr[4];
    __m128d val1 = _mm_set_pd(arr[0], arr[1]);
    __m128d val2 = _mm_set_pd(arr[2], arr[3]);
    __m128d one = _mm_set_pd(1.0, 1.0);
    __m128d result = _mm_add_pd(val1, one);
    _mm_store_pd(darr, result);
    result = _mm_add_pd(val2, one);
    _mm_store_pd(&darr[2], result);
    result = _mm_hadd_pd(val1, val2); /* This does nothing. Only here so we use an SSE3 instruction. */
    arr[0] = (float)darr[1];
    arr[1] = (float)darr[0];
    arr[2] = (float)darr[3];
    arr[3] = (float)darr[2];
}