diff options
author | Daniel Baumann <daniel.baumann@progress-linux.org> | 2024-04-27 13:14:44 +0000 |
---|---|---|
committer | Daniel Baumann <daniel.baumann@progress-linux.org> | 2024-04-27 13:14:44 +0000 |
commit | 30ff6afe596eddafacf22b1a5b2d1a3d6254ea15 (patch) | |
tree | 9b788335f92174baf7ee18f03ca8330b8c19ce2b /tests/expected/lscpu/lscpu-vbox-win | |
parent | Initial commit. (diff) | |
download | util-linux-upstream.tar.xz util-linux-upstream.zip |
Adding upstream version 2.36.1.upstream/2.36.1upstream
Signed-off-by: Daniel Baumann <daniel.baumann@progress-linux.org>
Diffstat (limited to 'tests/expected/lscpu/lscpu-vbox-win')
-rw-r--r-- | tests/expected/lscpu/lscpu-vbox-win | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/tests/expected/lscpu/lscpu-vbox-win b/tests/expected/lscpu/lscpu-vbox-win new file mode 100644 index 0000000..c0969c9 --- /dev/null +++ b/tests/expected/lscpu/lscpu-vbox-win @@ -0,0 +1,38 @@ +CPU op-mode(s): 32-bit, 64-bit +Address sizes: 36 bits physical, 48 bits virtual +CPU(s): 2 +On-line CPU(s) list: 0,1 +Thread(s) per core: 1 +Core(s) per socket: 2 +Socket(s): 1 +NUMA node(s): 1 +Vendor ID: GenuineIntel +CPU family: 6 +Model: 58 +Model name: Intel(R) Core(TM) i5-3317U CPU @ 1.70GHz +Stepping: 9 +CPU MHz: 1600.000 +CPU max MHz: 3800.0000 +CPU min MHz: 1600.0000 +BogoMIPS: 3355.62 +Hypervisor vendor: Oracle +Virtualization type: full +L1d cache: 64 KiB +L1d cache: 64 KiB +L2d cache: 6 MiB +NUMA node0 CPU(s): 0,1 +Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx rdtscp lm constant_tsc rep_good nopl pni ssse3 lahf_lm + +# The following is the parsable format, which can be fed to other +# programs. Each different item in every column has an unique ID +# starting from zero. +# CPU,Core,Socket,Node,,L1d,L1d,L2d +0,0,0,0,,0,0,0 +1,1,0,0,,1,1,0 + +# The following is the parsable format, which can be fed to other +# programs. Each different item in every column has an unique ID +# starting from zero. +# CPU,Core,Socket,Node,,L1d,L1d,L2d +0,0,0,0,,0,0,0 +1,1,0,0,,1,1,0 |