1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
|
; $Id: tstRTPrfA.asm $
;; @file
; IPRT - Comparing CPU registers and memory (cache).
;
;
; Copyright (C) 2007-2020 Oracle Corporation
;
; This file is part of VirtualBox Open Source Edition (OSE), as
; available from http://www.virtualbox.org. This file is free software;
; you can redistribute it and/or modify it under the terms of the GNU
; General Public License (GPL) as published by the Free Software
; Foundation, in version 2 as it comes in the "COPYING" file of the
; VirtualBox OSE distribution. VirtualBox OSE is distributed in the
; hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
;
; The contents of this file may alternatively be used under the terms
; of the Common Development and Distribution License Version 1.0
; (CDDL) only, as it comes in the "COPYING.CDDL" file of the
; VirtualBox OSE distribution, in which case the provisions of the
; CDDL are applicable instead of those of the GPL.
;
; You may elect to license modified versions of this file under the
; terms and conditions of either the GPL or the CDDL or both.
;
%include "iprt/asmdefs.mac"
%define NUM_LOOPS 10000h
BEGINCODE
BEGINPROC tstRTPRfARegisterAccess
push xBP
mov xBP, xSP
and xSP, ~3fh ; 64 byte align xSP
push xBP
mov xBP, xSP
sub xSP, 20h
mov xAX, 1
mov xDX, 1
mov ecx, NUM_LOOPS
.again:
add eax, ecx
add xDX, xAX
shr xAX, 3
shl xAX, 1
xor xDX, 01010101h
add eax, ecx
add xDX, xAX
shr xAX, 3
shl xAX, 1
xor xDX, 01010101h
add eax, ecx
add xDX, xAX
shr xAX, 3
shl xAX, 1
xor xDX, 01010101h
dec ecx
jnz .again
leave
leave
ret
ENDPROC tstRTPRfARegisterAccess
BEGINPROC tstRTPRfAMemoryAccess
push xBP
mov xBP, xSP
and xSP, ~3fh ; 64 byte align xSP
push xBP
mov xBP, xSP
sub xSP, 20h
%define VAR_XAX [xBP - xCB*1]
%define VAR_XDX [xBP - xCB*2]
%define VAR_ECX [xBP - xCB*3]
mov RTCCPTR_PRE VAR_XAX, 1
mov RTCCPTR_PRE VAR_XDX, 1
mov dword VAR_ECX, NUM_LOOPS
.again:
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
dec dword VAR_ECX
jnz .again
%undef VAR_XAX
%undef VAR_XDX
%undef VAR_ECX
leave
leave
ret
ENDPROC tstRTPRfAMemoryAccess
BEGINPROC tstRTPRfAMemoryUnalignedAccess
push xBP
mov xBP, xSP
and xSP, ~3fh ; 64 byte align xSP
push xBP
mov xBP, xSP
sub xSP, 20h
%define VAR_XAX [xBP - xCB*1 - 1]
%define VAR_XDX [xBP - xCB*2 - 1]
%define VAR_ECX [xBP - xCB*3 - 1]
mov RTCCPTR_PRE VAR_XAX, 1
mov RTCCPTR_PRE VAR_XDX, 1
mov dword VAR_ECX, NUM_LOOPS
.again:
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
mov eax, VAR_ECX
add VAR_XAX, eax
mov xAX, VAR_XAX
add VAR_XDX, xAX
shr RTCCPTR_PRE VAR_XAX, 3
shl RTCCPTR_PRE VAR_XAX, 1
xor RTCCPTR_PRE VAR_XDX, 01010101h
dec dword VAR_ECX
jnz .again
%undef VAR_XAX
%undef VAR_XDX
%undef VAR_ECX
leave
leave
ret
ENDPROC tstRTPRfAMemoryUnalignedAccess
|
