blob: be1fab8bafade78046ca981cec3c59c8d55756a9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2020 Chelsio Communications.
* All rights reserved.
*/
#ifndef __CXGBE_SMT_H_
#define __CXGBE_SMT_H_
#include "base/t4_msg.h"
enum {
SMT_STATE_SWITCHING,
SMT_STATE_UNUSED,
SMT_STATE_ERROR
};
enum {
SMT_SIZE = 256
};
struct smt_entry {
u16 state;
u16 idx;
u16 pfvf;
u16 hw_idx;
u8 src_mac[RTE_ETHER_ADDR_LEN];
rte_atomic32_t refcnt;
rte_spinlock_t lock;
};
struct smt_data {
unsigned int smt_size;
unsigned int smt_start;
rte_rwlock_t lock;
struct smt_entry smtab[0];
};
struct smt_data *t4_init_smt(u32 smt_start_idx, u32 smt_size);
void t4_cleanup_smt(struct adapter *adap);
void cxgbe_do_smt_write_rpl(struct adapter *adap,
const struct cpl_smt_write_rpl *rpl);
struct smt_entry *cxgbe_smt_alloc_switching(struct rte_eth_dev *dev, u8 *smac);
#endif /* __CXGBE_SMT_H_ */
|
