summaryrefslogtreecommitdiffstats
path: root/docs/perf/psci-performance-n1sdp.rst
blob: fd3c9c94369e1d5260b7ad0410df9febc058e3db (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
Runtime Instrumentation Testing - N1SDP
=======================================

For this test we used the N1 System Development Platform (`N1SDP`_), which
contains an SoC consisting of two dual-core Arm N1 clusters.

The following source trees and binaries were used:

- TF-A [`v2.9-rc0-16-g666aec401`_]
- TFTF [`v2.9-rc0`_]
- SCP/MCP `Prebuilt Images`_

Please see the Runtime Instrumentation :ref:`Testing Methodology
<Runtime Instrumentation Methodology>` page for more details.

Procedure
---------

#. Build TFTF with runtime instrumentation enabled:

    .. code:: shell

        make CROSS_COMPILE=aarch64-none-elf- PLAT=n1sdp \
            TESTS=runtime-instrumentation all

#. Build TF-A with the following build options:

    .. code:: shell

        make CROSS_COMPILE=aarch64-none-elf- PLAT=n1sdp \
            ENABLE_RUNTIME_INSTRUMENTATION=1 fiptool all

#. Fetch the SCP firmware images:

    .. code:: shell

        curl --fail --connect-timeout 5 --retry 5 \
            -sLS -o build/n1sdp/release/scp_rom.bin \
            https://downloads.trustedfirmware.org/tf-a/css_scp_2.12.0/n1sdp/release/n1sdp-bl1.bin
        curl --fail --connect-timeout 5 \
            --retry 5 -sLS -o build/n1sdp/release/scp_ram.bin \
            https://downloads.trustedfirmware.org/tf-a/css_scp_2.12.0/n1sdp/release/n1sdp-bl2.bin

#. Fetch the MCP firmware images:

    .. code:: shell

        curl --fail --connect-timeout 5 --retry 5 \
            -sLS -o build/n1sdp/release/mcp_rom.bin \
            https://downloads.trustedfirmware.org/tf-a/css_scp_2.12.0/n1sdp/release/n1sdp-mcp-bl1.bin
        curl --fail --connect-timeout 5 --retry 5 \
            -sLS -o build/n1sdp/release/mcp_ram.bin \
            https://downloads.trustedfirmware.org/tf-a/css_scp_2.12.0/n1sdp/release/n1sdp-mcp-bl2.bin

#. Using the fiptool, create a new FIP package and append the SCP ram image onto
   it.

    .. code:: shell

        ./tools/fiptool/fiptool create --blob \
                uuid=cfacc2c4-15e8-4668-82be-430a38fad705,file=build/n1sdp/release/bl1.bin \
                --scp-fw build/n1sdp/release/scp_ram.bin build/n1sdp/release/scp_fw.bin

#. Append the MCP image to the FIP.

    .. code:: shell

        ./tools/fiptool/fiptool create \
            --blob uuid=54464222-a4cf-4bf8-b1b6-cee7dade539e,file=build/n1sdp/release/mcp_ram.bin \
            build/n1sdp/release/mcp_fw.bin

#. Then, add TFTF as the Non-Secure workload in the FIP image:

    .. code:: shell

        make CROSS_COMPILE=aarch64-none-elf- PLAT=n1sdp \
            ENABLE_RUNTIME_INSTRUMENTATION=1 SCP_BL2=/dev/null \
            BL33=<path/to/tftf.bin>  fip

#. Load the following images onto the development board: ``fip.bin``,
   ``scp_rom.bin``, ``scp_ram.bin``, ``mcp_rom.bin``, and ``mcp_ram.bin``.

.. note::

    These instructions presume you have a complete firmware stack. The N1SDP
    `user guide`_ provides a detailed explanation on how to get setup from
    scratch.

Results
-------

``CPU_SUSPEND`` to deepest power level
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
        parallel (v2.9)

    +---------+------+-----------+--------+-------------+
    | Cluster | Core | Powerdown | Wakeup | Cache Flush |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    2.80   | 10.08  |     0.80    |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    4.14   | 15.92  |     0.16    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    3.68   | 12.96  |     0.16    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    3.36   | 18.58  |     0.18    |
    +---------+------+-----------+--------+-------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
        parallel (v2.10)

    +---------+------+----------------+------------------+-----------------+
    | Cluster | Core |   Powerdown    |      Wakeup      |   Cache Flush   |
    +---------+------+----------------+------------------+-----------------+
    |    0    |  0   |      2.12      | 23.94 (+137.50%) |  0.42 (-47.50%) |
    +---------+------+----------------+------------------+-----------------+
    |    0    |  0   |      3.52      | 42.08 (+164.32%) |  0.26 (+62.50%) |
    +---------+------+----------------+------------------+-----------------+
    |    1    |  0   | 2.76 (-25.00%) | 38.3 (+195.52%)  |  0.26 (+62.50%) |
    +---------+------+----------------+------------------+-----------------+
    |    1    |  0   |      2.64      | 44.56 (+139.83%) | 0.36 (+100.00%) |
    +---------+------+----------------+------------------+-----------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
        serial (v2.9)

    +---------+------+-----------+--------+-------------+
    | Cluster | Core | Powerdown | Wakeup | Cache Flush |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    1.86   |  9.92  |     0.32    |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    2.70   | 10.48  |     0.36    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    1.78   |  9.72  |     0.16    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    1.94   | 10.44  |     0.16    |
    +---------+------+-----------+--------+-------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
        serial (v2.10)

    +---------+------+-----------+------------------+----------------+
    | Cluster | Core | Powerdown |      Wakeup      |  Cache Flush   |
    +---------+------+-----------+------------------+----------------+
    |    0    |  0   |    1.74   | 23.7 (+138.91%)  |      0.3       |
    +---------+------+-----------+------------------+----------------+
    |    0    |  0   |    2.08   | 23.96 (+128.63%) | 0.26 (-27.78%) |
    +---------+------+-----------+------------------+----------------+
    |    1    |  0   |    1.9    | 23.62 (+143.00%) | 0.28 (+75.00%) |
    +---------+------+-----------+------------------+----------------+
    |    1    |  0   |    2.06   | 23.92 (+129.12%) | 0.26 (+62.50%) |
    +---------+------+-----------+------------------+----------------+

``CPU_SUSPEND`` to power level 0
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in
        parallel (v2.9)

    +---------------------------------------------------+
    |          test_rt_instr_cpu_susp_parallel          |
    +---------+------+-----------+--------+-------------+
    | Cluster | Core | Powerdown | Wakeup | Cache Flush |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    0.88   | 12.32  |     0.26    |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    2.12   | 14.62  |     0.26    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    1.86   | 14.14  |     0.16    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    1.92   |  9.44  |     0.18    |
    +---------+------+-----------+--------+-------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in
        parallel (v2.10)

    +---------+------+---------------+------------------+----------------+
    | Cluster | Core |   Powerdown   |      Wakeup      |  Cache Flush   |
    +---------+------+---------------+------------------+----------------+
    |    0    |  0   | 1.5 (+70.45%) | 35.02 (+184.25%) |      0.24      |
    +---------+------+---------------+------------------+----------------+
    |    0    |  0   |      1.92     | 38.12 (+160.74%) |      0.28      |
    +---------+------+---------------+------------------+----------------+
    |    1    |  0   |      1.88     | 38.1 (+169.45%)  | 0.26 (+62.50%) |
    +---------+------+---------------+------------------+----------------+
    |    1    |  0   |      2.04     | 23.1 (+144.70%)  |      0.24      |
    +---------+------+---------------+------------------+----------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.9)

    +---------------------------------------------------+
    |           test_rt_instr_cpu_susp_serial           |
    +---------+------+-----------+--------+-------------+
    | Cluster | Core | Powerdown | Wakeup | Cache Flush |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    1.52   |  9.40  |     0.30    |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    1.92   |  9.80  |     0.18    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    2.20   |  9.60  |     0.14    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |    1.82   |  9.78  |     0.18    |
    +---------+------+-----------+--------+-------------+

.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.10)

    +---------+------+-----------+------------------+-----------------+
    | Cluster | Core | Powerdown |      Wakeup      |   Cache Flush   |
    +---------+------+-----------+------------------+-----------------+
    |    0    |  0   |    1.52   | 23.08 (+145.53%) |       0.3       |
    +---------+------+-----------+------------------+-----------------+
    |    0    |  0   |    1.98   | 23.68 (+141.63%) |  0.28 (+55.56%) |
    +---------+------+-----------+------------------+-----------------+
    |    1    |  0   |    1.84   | 23.86 (+148.54%) | 0.28 (+100.00%) |
    +---------+------+-----------+------------------+-----------------+
    |    1    |  0   |    1.98   | 23.68 (+142.13%) |  0.28 (+55.56%) |
    +---------+------+-----------+------------------+-----------------+

``CPU_OFF`` on all non-lead CPUs
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

``CPU_OFF`` on all non-lead CPUs in sequence then, ``CPU_SUSPEND`` on the lead
core to the deepest power level.

.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.9)

    +---------+------+-----------+--------+-------------+
    | Cluster | Core | Powerdown | Wakeup | Cache Flush |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |    1.84   |  9.94  |     0.32    |
    +---------+------+-----------+--------+-------------+
    |    0    |  0   |   14.20   | 13.10  |     0.50    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |   13.88   | 12.36  |     0.42    |
    +---------+------+-----------+--------+-------------+
    |    1    |  0   |   14.40   | 13.26  |     0.52    |
    +---------+------+-----------+--------+-------------+

.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.10)

    +---------+------+-----------+------------------+----------------+
    | Cluster | Core | Powerdown |      Wakeup      |  Cache Flush   |
    +---------+------+-----------+------------------+----------------+
    |    0    |  0   |    1.78   | 23.7 (+138.43%)  |      0.3       |
    +---------+------+-----------+------------------+----------------+
    |    0    |  0   |   13.96   | 31.16 (+137.86%) | 0.34 (-32.00%) |
    +---------+------+-----------+------------------+----------------+
    |    1    |  0   |   13.54   | 30.24 (+144.66%) | 0.26 (-38.10%) |
    +---------+------+-----------+------------------+----------------+
    |    1    |  0   |   14.46   | 31.12 (+134.69%) | 0.7 (+34.62%)  |
    +---------+------+-----------+------------------+----------------+

``CPU_VERSION`` in parallel
~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.9)

    +------------------------------------+
    | test_rt_instr_psci_version_parallel|
    +-------------+--------+-------------+
    |   Cluster   |  Core  |   Latency   |
    +-------------+--------+-------------+
    |      0      |   0    |     0.08    |
    +-------------+--------+-------------+
    |      0      |   0    |     0.26    |
    +-------------+--------+-------------+
    |      1      |   0    |     0.20    |
    +-------------+--------+-------------+
    |      1      |   0    |     0.26    |
    +-------------+--------+-------------+

.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.10)

    +----------------------------------------------+
    | test_rt_instr_psci_version_parallel (latest) |
    +-------------+--------+-----------------------+
    |   Cluster   |  Core  |        Latency        |
    +-------------+--------+-----------------------+
    |      0      |   0    |     0.14 (+75.00%)    |
    +-------------+--------+-----------------------+
    |      0      |   0    |          0.22         |
    +-------------+--------+-----------------------+
    |      1      |   0    |          0.2          |
    +-------------+--------+-----------------------+
    |      1      |   0    |          0.26         |
    +-------------+--------+-----------------------+

--------------

*Copyright (c) 2023, Arm Limited. All rights reserved.*

.. _v2.9-rc0-16-g666aec401: https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/heads/v2.9-rc0-16-g666aec401
.. _v2.9-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/tf-a-tests/+/refs/tags/v2.9-rc0
.. _user guide: https://gitlab.arm.com/arm-reference-solutions/arm-reference-solutions-docs/-/blob/master/docs/n1sdp/user-guide.rst
.. _Prebuilt Images:  https://downloads.trustedfirmware.org/tf-a/css_scp_2.11.0/n1sdp/release/
.. _N1SDP: https://developer.arm.com/documentation/101489/latest