blob: fb77f77c725d2fe0b149cd47b0c3af2043475b9b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
|
/*
* Copyright (c) 2013-2023, Arm Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <drivers/arm/fvp/fvp_pwrc.h>
#include <lib/bakery_lock.h>
#include <lib/mmio.h>
#include <plat/arm/common/plat_arm.h>
#include <platform_def.h>
#define FVP_PWRC_ID_MASK U(0x00FFFFFF)
/*
* TODO: Someday there will be a generic power controller api. At the moment
* each platform has its own pwrc so just exporting functions is fine.
*/
ARM_INSTANTIATE_LOCK;
/*
* Core ID field is 24 bits wide and extracted from MPIDR.
* Bits[23:16] represent Affinity Level 2
* Bits[15:8] represent Affinity Level 1
* Bits[7:0] represent Affinity Level 0
*/
static unsigned int fvp_pwrc_core_id(u_register_t mpidr)
{
return (unsigned int)(mpidr & FVP_PWRC_ID_MASK);
}
unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
return PSYSR_WK(fvp_pwrc_read_psysr(id));
}
unsigned int fvp_pwrc_read_psysr(u_register_t mpidr)
{
unsigned int rc;
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PSYSR_OFF, id);
rc = mmio_read_32(PWRC_BASE + PSYSR_OFF);
arm_lock_release();
return rc;
}
void fvp_pwrc_write_pponr(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PPONR_OFF, id);
arm_lock_release();
}
void fvp_pwrc_write_ppoffr(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PPOFFR_OFF, id);
arm_lock_release();
}
void fvp_pwrc_set_wen(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PWKUPR_OFF,
(unsigned int) (PWKUPR_WEN | id));
arm_lock_release();
}
void fvp_pwrc_clr_wen(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PWKUPR_OFF, id);
arm_lock_release();
}
void fvp_pwrc_write_pcoffr(u_register_t mpidr)
{
unsigned int id = fvp_pwrc_core_id(mpidr);
arm_lock_get();
mmio_write_32(PWRC_BASE + PCOFFR_OFF, id);
arm_lock_release();
}
/* Nothing else to do here apart from initializing the lock */
void __init plat_arm_pwrc_setup(void)
{
arm_lock_init();
}
|
