1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
/*
* Copyright (c) 2021, MediaTek Inc. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <arch_helpers.h>
#include <common/debug.h>
#include <lib/mmio.h>
#include <mtk_sip_svc.h>
#include <plat_dfd.h>
static bool dfd_enabled;
static uint64_t dfd_base_addr;
static uint64_t dfd_chain_length;
static uint64_t dfd_cache_dump;
static void dfd_setup(uint64_t base_addr, uint64_t chain_length,
uint64_t cache_dump)
{
/* bit[0]: rg_rw_dfd_internal_dump_en -> 1 */
/* bit[2]: rg_rw_dfd_clock_stop_en -> 1 */
sync_writel(DFD_INTERNAL_CTL, 0x5);
/* bit[13]: xreset_b_update_disable */
mmio_setbits_32(DFD_INTERNAL_CTL, 0x1 << 13);
/*
* bit[10:3]: DFD trigger selection mask
* bit[3]: rg_rw_dfd_trigger_sel[0] = 1(enable wdt trigger)
* bit[4]: rg_rw_dfd_trigger_sel[1] = 1(enable HW trigger)
* bit[5]: rg_rw_dfd_trigger_sel[2] = 1(enable SW trigger)
* bit[6]: rg_rw_dfd_trigger_sel[3] = 1(enable SW non-security trigger)
* bit[7]: rg_rw_dfd_trigger_sel[4] = 1(enable timer trigger)
*/
mmio_setbits_32(DFD_INTERNAL_CTL, 0x1 << 3);
/* bit[20:19]: rg_dfd_armpll_div_mux_sel switch to PLL2 for DFD */
mmio_setbits_32(DFD_INTERNAL_CTL, 0x3 << 19);
/*
* bit[0]: rg_rw_dfd_auto_power_on = 1
* bit[2:1]: rg_rw_dfd_auto_power_on_dely = 1(10us)
* bit[4:2]: rg_rw_dfd_power_on_wait_time = 1(20us)
*/
mmio_write_32(DFD_INTERNAL_PWR_ON, 0xB);
/* longest scan chain length */
mmio_write_32(DFD_CHAIN_LENGTH0, chain_length);
/* bit[1:0]: rg_rw_dfd_shift_clock_ratio */
mmio_write_32(DFD_INTERNAL_SHIFT_CLK_RATIO, 0x0);
/* rg_dfd_test_so_over_64 */
mmio_write_32(DFD_INTERNAL_TEST_SO_OVER_64, 0x1);
/* DFD3.0 */
mmio_write_32(DFD_TEST_SI_0, DFD_TEST_SI_0_CACHE_DIS_VAL);
mmio_write_32(DFD_TEST_SI_1, DFD_TEST_SI_1_VAL);
mmio_write_32(DFD_TEST_SI_2, DFD_TEST_SI_2_VAL);
mmio_write_32(DFD_TEST_SI_3, DFD_TEST_SI_3_VAL);
/* for iLDO feature */
sync_writel(DFD_POWER_CTL, 0xF9);
/* set base address */
mmio_write_32(DFD_O_SET_BASEADDR_REG, base_addr >> 24);
/*
* disable sleep protect of DFD
* 10001220[8]: protect_en_reg[8]
* 10001a3c[2]: infra_mcu_pwr_ctl_mask[2]
*/
mmio_clrbits_32(DFD_O_PROTECT_EN_REG, 1 << 8);
mmio_clrbits_32(DFD_O_INTRF_MCU_PWR_CTL_MASK, 1 << 2);
/* clean DFD trigger status */
sync_writel(DFD_CLEAN_STATUS, 0x1);
sync_writel(DFD_CLEAN_STATUS, 0x0);
/* DFD-3.0 */
sync_writel(DFD_V30_CTL, 0x1);
/* setup global variables for suspend and resume */
dfd_enabled = true;
dfd_base_addr = base_addr;
dfd_chain_length = chain_length;
dfd_cache_dump = cache_dump;
if ((cache_dump & DFD_CACHE_DUMP_ENABLE) != 0UL) {
/* DFD3.5 */
mmio_write_32(DFD_TEST_SI_0, DFD_TEST_SI_0_CACHE_EN_VAL);
sync_writel(DFD_V35_ENALBE, 0x1);
sync_writel(DFD_V35_TAP_NUMBER, 0xB);
sync_writel(DFD_V35_TAP_EN, DFD_V35_TAP_EN_VAL);
sync_writel(DFD_V35_SEQ0_0, DFD_V35_SEQ0_0_VAL);
if (cache_dump & DFD_PARITY_ERR_TRIGGER) {
sync_writel(DFD_HW_TRIGGER_MASK, 0xC);
mmio_setbits_32(DFD_INTERNAL_CTL, 0x1 << 4);
}
}
dsbsy();
}
void dfd_resume(void)
{
if (dfd_enabled == true) {
dfd_setup(dfd_base_addr, dfd_chain_length, dfd_cache_dump);
}
}
uint64_t dfd_smc_dispatcher(uint64_t arg0, uint64_t arg1,
uint64_t arg2, uint64_t arg3)
{
uint64_t ret = 0L;
switch (arg0) {
case PLAT_MTK_DFD_SETUP_MAGIC:
dfd_setup(arg1, arg2, arg3);
break;
case PLAT_MTK_DFD_READ_MAGIC:
/* only allow to access DFD register base + 0x200 */
if (arg1 <= 0x200) {
ret = mmio_read_32(MISC1_CFG_BASE + arg1);
}
break;
case PLAT_MTK_DFD_WRITE_MAGIC:
/* only allow to access DFD register base + 0x200 */
if (arg1 <= 0x200) {
sync_writel(MISC1_CFG_BASE + arg1, arg2);
}
break;
default:
ret = MTK_SIP_E_INVALID_PARAM;
break;
}
return ret;
}
|
