blob: babed1b6101e1c9311fb8bc50e99d68061fcf107 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
/*
* Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef QTISECLIB_INTERFACE_H
#define QTISECLIB_INTERFACE_H
#include <stdbool.h>
#include <stdint.h>
#include <qtiseclib_defs.h>
typedef struct memprot_ipa_info_s {
uint64_t mem_addr;
uint64_t mem_size;
} memprot_info_t;
typedef struct memprot_dst_vm_perm_info_s {
uint32_t dst_vm;
uint32_t dst_vm_perm;
uint64_t ctx;
uint32_t ctx_size;
} memprot_dst_vm_perm_info_t;
/*
* QTISECLIB Published API's.
*/
/*
* Assembly API's
*/
/*
* CPUSS common reset handler for all CPU wake up (both cold & warm boot).
* Executes on all core. This API assume serialization across CPU
* already taken care before invoking.
*
* Clobbers: x0 - x17, x30
*/
void qtiseclib_cpuss_reset_asm(uint32_t bl31_cold_boot_state);
/*
* Execute CPU (Kryo4 gold) specific reset handler / system initialization.
* This takes care of executing required CPU errata's.
*
* Clobbers: x0 - x16
*/
void qtiseclib_kryo4_gold_reset_asm(void);
/*
* Execute CPU (Kryo46 gold) specific reset handler / system initialization.
* This takes care of executing required CPU errata's.
*
* Clobbers: x0 - x16
*/
void qtiseclib_kryo6_gold_reset_asm(void);
/*
* Execute CPU (Kryo4 silver) specific reset handler / system initialization.
* This takes care of executing required CPU errata's.
*
* Clobbers: x0 - x16
*/
void qtiseclib_kryo4_silver_reset_asm(void);
/*
* Execute CPU (Kryo6 silver) specific reset handler / system initialization.
* This takes care of executing required CPU errata's.
*
* Clobbers: x0 - x16
*/
void qtiseclib_kryo6_silver_reset_asm(void);
/*
* C Api's
*/
void qtiseclib_bl31_platform_setup(void);
void qtiseclib_invoke_isr(uint32_t irq, void *handle);
void qtiseclib_panic(void);
int qtiseclib_mem_assign(const memprot_info_t *mem_info,
uint32_t mem_info_list_cnt,
const uint32_t *source_vm_list,
uint32_t src_vm_list_cnt,
const memprot_dst_vm_perm_info_t *dest_vm_list,
uint32_t dst_vm_list_cnt);
int qtiseclib_psci_init(uintptr_t warmboot_entry);
int qtiseclib_psci_node_power_on(u_register_t mpidr);
void qtiseclib_psci_node_on_finish(const uint8_t *states);
void qtiseclib_psci_cpu_standby(uint8_t pwr_state);
void qtiseclib_psci_node_power_off(const uint8_t *states);
void qtiseclib_psci_node_suspend(const uint8_t *states);
void qtiseclib_psci_node_suspend_finish(const uint8_t *states);
void qtiseclib_disable_cluster_coherency(uint8_t state);
#endif /* QTISECLIB_INTERFACE_H */
|
