blob: 60055e8468ccbacc6b0c50d954d80da5f0a63d6b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
|
/*
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef RK3328_DEF_H
#define RK3328_DEF_H
#define MAJOR_VERSION (1)
#define MINOR_VERSION (2)
#define SIZE_K(n) ((n) * 1024)
/* Special value used to verify platform parameters from BL2 to BL3-1 */
#define RK_BL31_PLAT_PARAM_VAL 0x0f1e2d3c4b5a6978ULL
#define UART0_BASE 0xff110000
#define UART0_SIZE SIZE_K(64)
#define UART1_BASE 0xff120000
#define UART1_SIZE SIZE_K(64)
#define UART2_BASE 0xff130000
#define UART2_SIZE SIZE_K(64)
#define PMU_BASE 0xff140000
#define PMU_SIZE SIZE_K(64)
#define SGRF_BASE 0xff0d0000
#define SGRF_SIZE SIZE_K(64)
#define CRU_BASE 0xff440000
#define CRU_SIZE SIZE_K(64)
#define GRF_BASE 0xff100000
#define GRF_SIZE SIZE_K(64)
#define GPIO0_BASE 0xff210000
#define GPIO0_SIZE SIZE_K(32)
#define GPIO1_BASE 0xff220000
#define GPIO1_SIZE SIZE_K(32)
#define GPIO2_BASE 0xff230000
#define GPIO2_SIZE SIZE_K(64)
#define GPIO3_BASE 0xff240000
#define GPIO3_SIZE SIZE_K(64)
#define STIME_BASE 0xff1d0000
#define STIME_SIZE SIZE_K(64)
#define INTMEM_BASE 0xff090000
#define INTMEM_SIZE SIZE_K(32)
#define SRAM_LDS_BASE (INTMEM_BASE + SIZE_K(4))
#define SRAM_LDS_SIZE (INTMEM_SIZE - SIZE_K(4))
#define PMUSRAM_BASE INTMEM_BASE
#define PMUSRAM_SIZE SIZE_K(4)
#define PMUSRAM_RSIZE SIZE_K(4)
#define VOP_BASE 0xff370000
#define VOP_SIZE SIZE_K(16)
#define DDR_PHY_BASE 0xff400000
#define DDR_PHY_SIZE SIZE_K(4)
#define SERVER_MSCH_BASE 0xff720000
#define SERVER_MSCH_SIZE SIZE_K(4)
#define DDR_UPCTL_BASE 0xff780000
#define DDR_UPCTL_SIZE SIZE_K(12)
#define DDR_MONITOR_BASE 0xff790000
#define DDR_MONITOR_SIZE SIZE_K(4)
#define FIREWALL_DDR_BASE 0xff7c0000
#define FIREWALL_DDR_SIZE SIZE_K(64)
#define FIREWALL_CFG_BASE 0xff7d0000
#define FIREWALL_CFG_SIZE SIZE_K(64)
#define GIC400_BASE 0xff810000
#define GIC400_SIZE SIZE_K(64)
#define DDR_GRF_BASE 0xff798000
#define DDR_GRF_SIZE SIZE_K(16)
#define PWM_BASE 0xff1b0000
#define PWM_SIZE SIZE_K(64)
#define DDR_PARAM_BASE 0x02000000
#define DDR_PARAM_SIZE SIZE_K(4)
#define EFUSE8_BASE 0xff260000
#define EFUSE8_SIZE SIZE_K(4)
#define EFUSE32_BASE 0xff0b0000
#define EFUSE32_SIZE SIZE_K(4)
/**************************************************************************
* UART related constants
**************************************************************************/
#define RK3328_BAUDRATE 1500000
#define RK3328_UART_CLOCK 24000000
/******************************************************************************
* System counter frequency related constants
******************************************************************************/
#define SYS_COUNTER_FREQ_IN_TICKS 24000000U
#define SYS_COUNTER_FREQ_IN_MHZ 24
/******************************************************************************
* GIC-400 & interrupt handling related constants
******************************************************************************/
/* Base rk_platform compatible GIC memory map */
#define RK3328_GICD_BASE (GIC400_BASE + 0x1000)
#define RK3328_GICC_BASE (GIC400_BASE + 0x2000)
#define RK3328_GICR_BASE 0 /* no GICR in GIC-400 */
/******************************************************************************
* sgi, ppi
******************************************************************************/
#define RK_IRQ_SEC_PHY_TIMER 29
#define RK_IRQ_SEC_SGI_0 8
#define RK_IRQ_SEC_SGI_1 9
#define RK_IRQ_SEC_SGI_2 10
#define RK_IRQ_SEC_SGI_3 11
#define RK_IRQ_SEC_SGI_4 12
#define RK_IRQ_SEC_SGI_5 13
#define RK_IRQ_SEC_SGI_6 14
#define RK_IRQ_SEC_SGI_7 15
/*
* Define a list of Group 0 interrupts.
*/
#define PLAT_RK_GICV2_G0_IRQS \
INTR_PROP_DESC(RK_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, \
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL), \
INTR_PROP_DESC(RK_IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY, \
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL)
#define SHARE_MEM_BASE 0x100000/* [1MB, 1MB+60K]*/
#define SHARE_MEM_PAGE_NUM 15
#define SHARE_MEM_SIZE SIZE_K(SHARE_MEM_PAGE_NUM * 4)
#endif /* RK3328_DEF_H */
|
