1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
|
#include <stdio.h>
#include <string.h>
#include "internal.h"
#define SERDES_OFFSET 32
/* Macros and dump functions for the 16-bit mv88e6xxx per-port registers */
#define REG(_reg, _name, _val) \
printf("%.02u: %-38.38s 0x%.4x\n", _reg, _name, _val)
#define FIELD(_name, _fmt, ...) \
printf(" %-36.36s " _fmt "\n", _name, ##__VA_ARGS__)
#define FIELD_BITMAP(_name, _val) \
FIELD(_name, "%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s", \
((_val) & 0x0001) ? "0 " : "", \
((_val) & 0x0002) ? "1 " : "", \
((_val) & 0x0004) ? "2 " : "", \
((_val) & 0x0008) ? "3 " : "", \
((_val) & 0x0010) ? "4 " : "", \
((_val) & 0x0020) ? "5 " : "", \
((_val) & 0x0040) ? "6 " : "", \
((_val) & 0x0080) ? "7 " : "", \
((_val) & 0x0100) ? "8 " : "", \
((_val) & 0x0200) ? "9 " : "", \
((_val) & 0x0400) ? "10 " : "", \
((_val) & 0x0800) ? "11 " : "", \
((_val) & 0x1000) ? "12 " : "", \
((_val) & 0x2000) ? "13 " : "", \
((_val) & 0x4000) ? "14 " : "", \
((_val) & 0x8000) ? "15 " : "")
static void dsa_mv88e6161(int reg, u16 val)
{
switch (reg) {
case 0:
REG(reg, "Port Status", val);
FIELD("Pause Enabled", "%u", !!(val & 0x8000));
FIELD("My Pause", "%u", !!(val & 0x4000));
FIELD("Half-duplex Flow Control", "%u", !!(val & 0x2000));
FIELD("802.3 PHY Detected", "%u", !!(val & 0x1000));
FIELD("Link Status", "%s", val & 0x0800 ? "Up" : "Down");
FIELD("Duplex", "%s", val & 0x0400 ? "Full" : "Half");
FIELD("Speed", "%s",
(val & 0x0300) == 0x0000 ? "10 Mbps" :
(val & 0x0300) == 0x0100 ? "100 Mbps" :
(val & 0x0300) == 0x0200 ? "1000 Mbps" :
(val & 0x0300) == 0x0300 ? "Reserved" : "?");
FIELD("Auto-Media Detect Disable", "%u", !!(val & 0x0040));
FIELD("Transmitter Paused", "%u", !!(val & 0x0020));
FIELD("Flow Control", "%u", !!(val & 0x0010));
FIELD("Config Duplex", "%s", val & 0x0008 ? "Full" : "Half");
FIELD("Config Mode", "0x%x", val & 0x0007);
break;
case 1:
REG(reg, "PCS Control", val);
FIELD("Flow Control's Forced value", "%u", !!(val & 0x0080));
FIELD("Force Flow Control", "%u", !!(val & 0x0040));
FIELD("Link's Forced value", "%s", val & 0x0020 ? "Up" : "Down");
FIELD("Force Link", "%u", !!(val & 0x0010));
FIELD("Duplex's Forced value", "%s", val & 0x0008 ? "Full" : "Half");
FIELD("Force Duplex", "%u", !!(val & 0x0004));
FIELD("Force Speed", "%s",
(val & 0x0003) == 0x0000 ? "10 Mbps" :
(val & 0x0003) == 0x0001 ? "100 Mbps" :
(val & 0x0003) == 0x0002 ? "1000 Mbps" :
(val & 0x0003) == 0x0003 ? "Not forced" : "?");
break;
case 2:
REG(reg, "Jamming Control", val);
break;
case 3:
REG(reg, "Switch Identifier", val);
break;
case 4:
REG(reg, "Port Control", val);
FIELD("Source Address Filtering controls", "%s",
(val & 0xc000) == 0x0000 ? "Disabled" :
(val & 0xc000) == 0x4000 ? "Drop On Lock" :
(val & 0xc000) == 0x8000 ? "Drop On Unlock" :
(val & 0xc000) == 0xc000 ? "Drop to CPU" : "?");
FIELD("Egress Mode", "%s",
(val & 0x3000) == 0x0000 ? "Unmodified" :
(val & 0x3000) == 0x1000 ? "Untagged" :
(val & 0x3000) == 0x2000 ? "Tagged" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("Ingress & Egress Header Mode", "%u", !!(val & 0x0800));
FIELD("IGMP and MLD Snooping", "%u", !!(val & 0x0400));
FIELD("Frame Mode", "%s",
(val & 0x0300) == 0x0000 ? "Normal" :
(val & 0x0300) == 0x0100 ? "DSA" :
(val & 0x0300) == 0x0200 ? "Provider" :
(val & 0x0300) == 0x0300 ? "Ether Type DSA" : "?");
FIELD("VLAN Tunnel", "%u", !!(val & 0x0080));
FIELD("TagIfBoth", "%u", !!(val & 0x0040));
FIELD("Initial Priority assignment", "%s",
(val & 0x0030) == 0x0000 ? "Defaults" :
(val & 0x0030) == 0x0010 ? "Tag Priority" :
(val & 0x0030) == 0x0020 ? "IP Priority" :
(val & 0x0030) == 0x0030 ? "Tag & IP Priority" : "?");
FIELD("Egress Flooding mode", "%s",
(val & 0x000c) == 0x0000 ? "No unknown DA" :
(val & 0x000c) == 0x0004 ? "No unknown multicast DA" :
(val & 0x000c) == 0x0008 ? "No unknown unicast DA" :
(val & 0x000c) == 0x000c ? "Allow unknown DA" : "?");
FIELD("Port State", "%s",
(val & 0x0003) == 0x0000 ? "Disabled" :
(val & 0x0003) == 0x0001 ? "Blocking/Listening" :
(val & 0x0003) == 0x0002 ? "Learning" :
(val & 0x0003) == 0x0003 ? "Forwarding" : "?");
break;
case 5:
REG(reg, "Port Control 1", val);
FIELD("Message Port", "%u", !!(val & 0x8000));
FIELD("Trunk Port", "%u", !!(val & 0x4000));
FIELD("Trunk ID", "%u", (val & 0x0f00) >> 8);
FIELD("FID[5:4]", "0x%.2x", (val & 0x0003) << 4);
break;
case 6:
REG(reg, "Port Base VLAN Map (Header)", val);
FIELD("FID[3:0]", "0x%.2x", (val & 0xf000) >> 12);
FIELD_BITMAP("VLANTable", val & 0x003f);
break;
case 7:
REG(reg, "Default VLAN ID & Priority", val);
FIELD("Default Priority", "0x%x", (val & 0xe000) >> 13);
FIELD("Force to use Default VID", "%u", !!(val & 0x1000));
FIELD("Default VLAN Identifier", "%u", val & 0x0fff);
break;
case 8:
REG(reg, "Port Control 2", val);
FIELD("Force good FCS in the frame", "%u", !!(val & 0x8000));
FIELD("Jumbo Mode", "%s",
(val & 0x3000) == 0x0000 ? "1522" :
(val & 0x3000) == 0x1000 ? "2048" :
(val & 0x3000) == 0x2000 ? "10240" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("802.1QMode", "%s",
(val & 0x0c00) == 0x0000 ? "Disabled" :
(val & 0x0c00) == 0x0400 ? "Fallback" :
(val & 0x0c00) == 0x0800 ? "Check" :
(val & 0x0c00) == 0x0c00 ? "Secure" : "?");
FIELD("Discard Tagged Frames", "%u", !!(val & 0x0200));
FIELD("Discard Untagged Frames", "%u", !!(val & 0x0100));
FIELD("Map using DA hits", "%u", !!(val & 0x0080));
FIELD("ARP Mirror enable", "%u", !!(val & 0x0040));
FIELD("Egress Monitor Source Port", "%u", !!(val & 0x0020));
FIELD("Ingress Monitor Source Port", "%u", !!(val & 0x0010));
break;
case 9:
REG(reg, "Egress Rate Control", val);
break;
case 10:
REG(reg, "Egress Rate Control 2", val);
break;
case 11:
REG(reg, "Port Association Vector", val);
break;
case 12:
REG(reg, "Port ATU Control", val);
break;
case 13:
REG(reg, "Priority Override", val);
break;
case 15:
REG(reg, "PortEType", val);
break;
case 16:
REG(reg, "InDiscardsLo Frame Counter", val);
break;
case 17:
REG(reg, "InDiscardsHi Frame Counter", val);
break;
case 18:
REG(reg, "InFiltered Frame Counter", val);
break;
case 19:
REG(reg, "OutFiltered Frame Counter", val);
break;
case 24:
REG(reg, "Tag Remap 0-3", val);
break;
case 25:
REG(reg, "Tag Remap 4-7", val);
break;
case 27:
REG(reg, "Queue Counters", val);
break;
default:
REG(reg, "Reserved", val);
break;
}
}
static void dsa_mv88e6185(int reg, u16 val)
{
switch (reg) {
case 0:
REG(reg, "Port Status", val);
break;
case 1:
REG(reg, "PCS Control", val);
break;
case 3:
REG(reg, "Switch Identifier", val);
break;
case 4:
REG(reg, "Port Control", val);
break;
case 5:
REG(reg, "Port Control 1", val);
break;
case 6:
REG(reg, "Port Base VLAN Map (Header)", val);
break;
case 7:
REG(reg, "Default VLAN ID & Priority", val);
break;
case 8:
REG(reg, "Port Control 2", val);
break;
case 9:
REG(reg, "Rate Control", val);
break;
case 10:
REG(reg, "Rate Control 2", val);
break;
case 11:
REG(reg, "Port Association Vector", val);
break;
case 16:
REG(reg, "InDiscardsLo Frame Counter", val);
break;
case 17:
REG(reg, "InDiscardsHi Frame Counter", val);
break;
case 18:
REG(reg, "InFiltered Frame Counter", val);
break;
case 19:
REG(reg, "OutFiltered Frame Counter", val);
break;
case 24:
REG(reg, "Tag Remap 0-3", val);
break;
case 25:
REG(reg, "Tag Remap 4-7", val);
break;
default:
REG(reg, "Reserved", val);
break;
}
};
static void dsa_mv88e6352(int reg, u16 val)
{
switch (reg) {
case 0:
REG(reg, "Port Status", val);
FIELD("Pause Enabled", "%u", !!(val & 0x8000));
FIELD("My Pause", "%u", !!(val & 0x4000));
FIELD("802.3 PHY Detected", "%u", !!(val & 0x1000));
FIELD("Link Status", "%s", val & 0x0800 ? "Up" : "Down");
FIELD("Duplex", "%s", val & 0x0400 ? "Full" : "Half");
FIELD("Speed", "%s",
(val & 0x0300) == 0x0000 ? "10 Mbps" :
(val & 0x0300) == 0x0100 ? "100 or 200 Mbps" :
(val & 0x0300) == 0x0200 ? "1000 Mbps" :
(val & 0x0300) == 0x0300 ? "Reserved" : "?");
FIELD("EEE Enabled", "%u", !!(val & 0x0040));
FIELD("Transmitter Paused", "%u", !!(val & 0x0020));
FIELD("Flow Control", "%u", !!(val & 0x0010));
FIELD("Config Mode", "0x%x", val & 0x000f);
break;
case 1:
REG(reg, "Physical Control", val);
FIELD("RGMII Receive Timing Control", "%s", val & 0x8000 ? "Delay" : "Default");
FIELD("RGMII Transmit Timing Control", "%s", val & 0x4000 ? "Delay" : "Default");
FIELD("200 BASE Mode", "%s", val & 0x1000 ? "200" : "100");
FIELD("Flow Control's Forced value", "%u", !!(val & 0x0080));
FIELD("Force Flow Control", "%u", !!(val & 0x0040));
FIELD("Link's Forced value", "%s", val & 0x0020 ? "Up" : "Down");
FIELD("Force Link", "%u", !!(val & 0x0010));
FIELD("Duplex's Forced value", "%s", val & 0x0008 ? "Full" : "Half");
FIELD("Force Duplex", "%u", !!(val & 0x0004));
FIELD("Force Speed", "%s",
(val & 0x0003) == 0x0000 ? "10 Mbps" :
(val & 0x0003) == 0x0001 ? "100 or 200 Mbps" :
(val & 0x0003) == 0x0002 ? "1000 Mbps" :
(val & 0x0003) == 0x0003 ? "Not forced" : "?");
break;
case 2:
REG(reg, "Jamming Control", val);
break;
case 3:
REG(reg, "Switch Identifier", val);
break;
case 4:
REG(reg, "Port Control", val);
FIELD("Source Address Filtering controls", "%s",
(val & 0xc000) == 0x0000 ? "Disabled" :
(val & 0xc000) == 0x4000 ? "Drop On Lock" :
(val & 0xc000) == 0x8000 ? "Drop On Unlock" :
(val & 0xc000) == 0xc000 ? "Drop to CPU" : "?");
FIELD("Egress Mode", "%s",
(val & 0x3000) == 0x0000 ? "Unmodified" :
(val & 0x3000) == 0x1000 ? "Untagged" :
(val & 0x3000) == 0x2000 ? "Tagged" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("Ingress & Egress Header Mode", "%u", !!(val & 0x0800));
FIELD("IGMP and MLD Snooping", "%u", !!(val & 0x0400));
FIELD("Frame Mode", "%s",
(val & 0x0300) == 0x0000 ? "Normal" :
(val & 0x0300) == 0x0100 ? "DSA" :
(val & 0x0300) == 0x0200 ? "Provider" :
(val & 0x0300) == 0x0300 ? "Ether Type DSA" : "?");
FIELD("VLAN Tunnel", "%u", !!(val & 0x0080));
FIELD("TagIfBoth", "%u", !!(val & 0x0040));
FIELD("Initial Priority assignment", "%s",
(val & 0x0030) == 0x0000 ? "Defaults" :
(val & 0x0030) == 0x0010 ? "Tag Priority" :
(val & 0x0030) == 0x0020 ? "IP Priority" :
(val & 0x0030) == 0x0030 ? "Tag & IP Priority" : "?");
FIELD("Egress Flooding mode", "%s",
(val & 0x000c) == 0x0000 ? "No unknown DA" :
(val & 0x000c) == 0x0004 ? "No unknown multicast DA" :
(val & 0x000c) == 0x0008 ? "No unknown unicast DA" :
(val & 0x000c) == 0x000c ? "Allow unknown DA" : "?");
FIELD("Port State", "%s",
(val & 0x0003) == 0x0000 ? "Disabled" :
(val & 0x0003) == 0x0001 ? "Blocking/Listening" :
(val & 0x0003) == 0x0002 ? "Learning" :
(val & 0x0003) == 0x0003 ? "Forwarding" : "?");
break;
case 5:
REG(reg, "Port Control 1", val);
FIELD("Message Port", "%u", !!(val & 0x8000));
FIELD("Trunk Port", "%u", !!(val & 0x4000));
FIELD("Trunk ID", "%u", (val & 0x0f00) >> 8);
FIELD("FID[11:4]", "0x%.3x", (val & 0x00ff) << 4);
break;
case 6:
REG(reg, "Port Base VLAN Map (Header)", val);
FIELD("FID[3:0]", "0x%.3x", (val & 0xf000) >> 12);
FIELD_BITMAP("VLANTable", val & 0x007f);
break;
case 7:
REG(reg, "Default VLAN ID & Priority", val);
FIELD("Default Priority", "0x%x", (val & 0xe000) >> 13);
FIELD("Force to use Default VID", "%u", !!(val & 0x1000));
FIELD("Default VLAN Identifier", "%u", val & 0x0fff);
break;
case 8:
REG(reg, "Port Control 2", val);
FIELD("Force good FCS in the frame", "%u", !!(val & 0x8000));
FIELD("Jumbo Mode", "%s",
(val & 0x3000) == 0x0000 ? "1522" :
(val & 0x3000) == 0x1000 ? "2048" :
(val & 0x3000) == 0x2000 ? "10240" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("802.1QMode", "%s",
(val & 0x0c00) == 0x0000 ? "Disabled" :
(val & 0x0c00) == 0x0400 ? "Fallback" :
(val & 0x0c00) == 0x0800 ? "Check" :
(val & 0x0c00) == 0x0c00 ? "Secure" : "?");
FIELD("Discard Tagged Frames", "%u", !!(val & 0x0200));
FIELD("Discard Untagged Frames", "%u", !!(val & 0x0100));
FIELD("Map using DA hits", "%u", !!(val & 0x0080));
FIELD("ARP Mirror enable", "%u", !!(val & 0x0040));
FIELD("Egress Monitor Source Port", "%u", !!(val & 0x0020));
FIELD("Ingress Monitor Source Port", "%u", !!(val & 0x0010));
FIELD("Use Default Queue Priority", "%u", !!(val & 0x0008));
FIELD("Default Queue Priority", "0x%x", (val & 0x0006) >> 1);
break;
case 9:
REG(reg, "Egress Rate Control", val);
break;
case 10:
REG(reg, "Egress Rate Control 2", val);
break;
case 11:
REG(reg, "Port Association Vector", val);
break;
case 12:
REG(reg, "Port ATU Control", val);
break;
case 13:
REG(reg, "Override", val);
break;
case 14:
REG(reg, "Policy Control", val);
break;
case 15:
REG(reg, "Port Ether Type", val);
break;
case 16:
REG(reg, "InDiscardsLo Frame Counter", val);
break;
case 17:
REG(reg, "InDiscardsHi Frame Counter", val);
break;
case 18:
REG(reg, "InFiltered/TcamCtr Frame Counter", val);
break;
case 19:
REG(reg, "Rx Frame Counter", val);
break;
case 20 ... 21:
REG(reg, "Reserved", val);
break;
case 22:
REG(reg, "LED Control", val);
break;
case 23:
REG(reg, "Reserved", val);
break;
case 24:
REG(reg, "Tag Remap 0-3", val);
break;
case 25:
REG(reg, "Tag Remap 4-7", val);
break;
case 26:
REG(reg, "Reserved", val);
break;
case 27:
REG(reg, "Queue Counters", val);
break;
case 28 ... 31:
REG(reg, "Reserved", val);
break;
case SERDES_OFFSET + 0:
REG(reg - SERDES_OFFSET, "Fiber Control", val);
FIELD("Fiber Reset", "%u", !!(val & 0x8000));
FIELD("Loopback", "%u", !!(val & 0x4000));
FIELD("Speed", "%s",
(val & (0x2000 | 0x0040)) == 0x0000 ? "10 Mbps" :
(val & (0x2000 | 0x0040)) == 0x2000 ? "100 Mbps" :
(val & (0x2000 | 0x0040)) == 0x0040 ? "1000 Mbps" :
(val & (0x2000 | 0x0040)) == (0x2000 | 0x0040) ?
"Reserved" : "?");
FIELD("Autoneg Enable", "%u", !!(val & 0x1000));
FIELD("Power down", "%u", !!(val & 0x0800));
FIELD("Isolate", "%u", !!(val & 0x0400));
FIELD("Restart Autoneg", "%u", !!(val & 0x0200));
FIELD("Duplex", "%s", val & 0x0100 ? "Full" : "Half");
break;
case SERDES_OFFSET + 1:
REG(reg - SERDES_OFFSET, "Fiber Status", val);
FIELD("100Base-X FD", "%u", !!(val & 0x4000));
FIELD("100Base-X HD", "%u", !!(val & 0x2000));
FIELD("Autoneg Complete", "%u", !!(val & 0x0020));
FIELD("Remote Fault", "%u", !!(val & 0x0010));
FIELD("Autoneg Ability", "%u", !!(val & 0x0008));
FIELD("Link Status", "%s", val & 0x0004 ? "Up" : "Down");
break;
case SERDES_OFFSET + 2:
REG(reg - SERDES_OFFSET, "PHY ID 1", val);
break;
case SERDES_OFFSET + 3:
REG(reg - SERDES_OFFSET, "PHY ID 2", val);
break;
case SERDES_OFFSET + 4:
REG(reg - SERDES_OFFSET, "Fiber Autoneg Advertisement", val);
FIELD("Remote Fault", "%s",
(val & 0x3000) == 0x0000 ? "No error, link OK" :
(val & 0x3000) == 0x1000 ? "Link failure" :
(val & 0x3000) == 0x2000 ? "Offline" :
(val & 0x3000) == 0x3000 ? "Autoneg Error" : "?");
FIELD("Pause", "%s",
(val & 0x0180) == 0x0000 ? "No Pause" :
(val & 0x0180) == 0x0080 ? "Symmetric Pause" :
(val & 0x0180) == 0x0100 ? "Asymmetric Pause" :
(val & 0x0180) == 0x0180 ? "Symmetric & Asymmetric Pause" :
"?");
FIELD("1000BaseX HD", "%u", !!(val & 0x0040));
FIELD("1000BaseX FD", "%u", !!(val & 0x0020));
break;
case SERDES_OFFSET + 5:
REG(reg - SERDES_OFFSET, "Fiber Link Autoneg Ability", val);
FIELD("Acknowledge", "%u", !!(val & 0x4000));
FIELD("Remote Fault", "%s",
(val & 0x3000) == 0x0000 ? "No error, link OK" :
(val & 0x3000) == 0x1000 ? "Link failure" :
(val & 0x3000) == 0x2000 ? "Offline" :
(val & 0x3000) == 0x3000 ? "Autoneg Error" : "?");
FIELD("Pause", "%s",
(val & 0x0180) == 0x0000 ? "No Pause" :
(val & 0x0180) == 0x0080 ? "Symmetric Pause" :
(val & 0x0180) == 0x0100 ? "Asymmetric Pause" :
(val & 0x0180) == 0x0180 ? "Symmetric & Asymmetric Pause" :
"?");
FIELD("1000BaseX HD", "%u", !!(val & 0x0040));
FIELD("1000BaseX FD", "%u", !!(val & 0x0020));
break;
case SERDES_OFFSET + 6:
REG(reg - SERDES_OFFSET, "Fiber Autoneg Expansion", val);
FIELD("Link Partner Next Page Ability", "%u", !!(val & 0x0008));
FIELD("Page Received", "%u", !!(val & 0x0002));
FIELD("Link Partner Autoneg Ability", "%u", !!(val & 0x0001));
break;
case SERDES_OFFSET + 7:
REG(reg - SERDES_OFFSET, "Fiber Next Page Transmit", val);
break;
case SERDES_OFFSET + 8:
REG(reg - SERDES_OFFSET, "Fiber Link Partner Next Page", val);
break;
case SERDES_OFFSET + 9 ... SERDES_OFFSET + 14:
REG(reg - SERDES_OFFSET, "Reserved", val);
break;
case SERDES_OFFSET + 15:
REG(reg - SERDES_OFFSET, "Extended Status", val);
break;
case SERDES_OFFSET + 16:
REG(reg - SERDES_OFFSET, "Fiber Specific Control", val);
FIELD("Fiber Transmit FIFO Depth", "%s",
(val & 0xc000) == 0x0000 ? "16 Bits" :
(val & 0xc000) == 0x4000 ? "24 Bits" :
(val & 0xc000) == 0x8000 ? "32 Bits" :
(val & 0xc000) == 0xc000 ? "40 Bits" : "?");
FIELD("SERDES Loopback", "%u", !!(val & 0x1000));
FIELD("Force Link Good", "%u", !!(val & 0x0400));
FIELD("MAC Interface Power Down", "%u", !!(val & 0x0008));
FIELD("Mode", "%s",
(val & 0x0003) == 0x0000 ? "100BaseFX" :
(val & 0x0003) == 0x0001 ? "1000BaseX" :
(val & 0x0003) == 0x0002 ? "SGMII System" :
(val & 0x0003) == 0x0003 ? "SGMII Media" : "?");
break;
case SERDES_OFFSET + 17:
REG(reg - SERDES_OFFSET, "Fiber Specific Status", val);
FIELD("Speed", "%s",
(val & 0xc000) == 0x0000 ? "10 Mbps" :
(val & 0xc000) == 0x4000 ? "100 Mbps" :
(val & 0xc000) == 0x8000 ? "1000 Mbps" :
(val & 0xc000) == 0xc000 ? "Reserved" : "?");
FIELD("Duplex", "%s", val & 0x2000 ? "Full" : "Half");
FIELD("Page Received", "%u", !!(val & 0x1000));
FIELD("Speed/Duplex Resolved", "%u", !!(val & 0x0800));
FIELD("Link", "%s", val & 0x0400 ? "Up" : "Down");
FIELD("Sync", "%u", !!(val & 0x0020));
FIELD("Energy Detect", "%s", val & 0x010 ? "False" : "True");
FIELD("Transmit Pause", "%u", !!(val & 0x0008));
FIELD("Receive Pause", "%u", !!(val & 0x00004));
break;
case SERDES_OFFSET + 18:
REG(reg - SERDES_OFFSET, "Fiber Interrupt Enable", val);
FIELD("Speed Changed", "%u", !!(val & 0x4000));
FIELD("Duplex Changed", "%u", !!(val & 0x2000));
FIELD("Page Received", "%u", !!(val & 0x1000));
FIELD("Autoneg Complete", "%u", !!(val & 0x0800));
FIELD("Link Status Change", "%u", !!(val & 0x0400));
FIELD("Symbol Error", "%u", !!(val & 0x0200));
FIELD("False Carrier", "%u", !!(val & 0x0100));
FIELD("Energy Detect", "%u", !!(val & 0x0010));
break;
case SERDES_OFFSET + 19:
REG(reg - SERDES_OFFSET, "Fiber Interrupt Status", val);
FIELD("Speed Changed", "%u", !!(val & 0x4000));
FIELD("Duplex Changed", "%u", !!(val & 0x2000));
FIELD("Page Received", "%u", !!(val & 0x1000));
FIELD("Autoneg Complete", "%u", !!(val & 0x0800));
FIELD("Link Status Change", "%u", !!(val & 0x0400));
FIELD("Symbol Error", "%u", !!(val & 0x0200));
FIELD("False Carrier", "%u", !!(val & 0x0100));
FIELD("Energy Detect", "%u", !!(val & 0x0010));
break;
case SERDES_OFFSET + 20:
REG(reg - SERDES_OFFSET, "Reserved", val);
break;
case SERDES_OFFSET + 21:
REG(reg - SERDES_OFFSET, "Fiber Receive Error Counter", val);
break;
case SERDES_OFFSET + 22:
REG(reg - SERDES_OFFSET, "Reserved", val);
break;
case SERDES_OFFSET + 23:
REG(reg - SERDES_OFFSET, "PRBS Control", val);
break;
case SERDES_OFFSET + 24:
REG(reg - SERDES_OFFSET, "PRBS Error Counter LSB", val);
break;
case SERDES_OFFSET + 25:
REG(reg - SERDES_OFFSET, "PRBS Error Counter MSB", val);
break;
case SERDES_OFFSET + 26:
REG(reg - SERDES_OFFSET, "Fiber Specific Control 2", val);
FIELD("1000BaseX Noise Filtering", "%u", !!(val & 0x4000));
FIELD("1000BaseFX Noise Filtering", "%u", !!(val & 0x2000));
FIELD("SERDES Autoneg Bypass Enable", "%u", !!(val & 0x0040));
FIELD("SERDES Autoneg Bypass Status", "%u", !!(val & 0x0020));
FIELD("Fiber Transmitter Disable", "%u", !!(val & 0x0008));
FIELD("SGMII/Fiber Output Amplitude", "%s",
(val & 0x0007) == 0x0000 ? "14mV" :
(val & 0x0007) == 0x0001 ? "112mV" :
(val & 0x0007) == 0x0002 ? "210mV" :
(val & 0x0007) == 0x0003 ? "308mV" :
(val & 0x0007) == 0x0004 ? "406mV" :
(val & 0x0007) == 0x0005 ? "504mV" :
(val & 0x0007) == 0x0006 ? "602mV" :
(val & 0x0007) == 0x0007 ? "700mV" : "?");
break;
default:
REG(reg - SERDES_OFFSET, "Reserved", val);
break;
}
};
static void dsa_mv88e6390(int reg, u16 val)
{
switch (reg) {
case 0:
REG(reg, "Port Status", val);
FIELD("Transmit Pause Enable bit", "%u", !!(val & 0x8000));
FIELD("Receive Pause Enable bit", "%u", !!(val & 0x4000));
FIELD("802.3 PHY Detected", "%u", !!(val & 0x1000));
FIELD("Link Status", "%s", val & 0x0800 ? "Up" : "Down");
FIELD("Duplex", "%s", val & 0x0400 ? "Full" : "Half");
FIELD("Speed", "%s",
(val & 0x0300) == 0x0000 ? "10 Mbps" :
(val & 0x0300) == 0x0100 ? "100 or 200 Mbps" :
(val & 0x0300) == 0x0200 ? "1000 Mbps" :
(val & 0x0300) == 0x0300 ? "10 Gb or 2500 Mbps" : "?");
FIELD("Duplex Fixed", "%u", !!(val & 0x0080));
FIELD("EEE Enabled", "%u", !!(val & 0x0040));
FIELD("Transmitter Paused", "%u", !!(val & 0x0020));
FIELD("Flow Control", "%u", !!(val & 0x0010));
FIELD("Config Mode", "0x%x", val & 0x000f);
break;
case 1:
REG(reg, "Physical Control", val);
FIELD("RGMII Receive Timing Control", "%s", val & 0x8000 ? "Delay" : "Default");
FIELD("RGMII Transmit Timing Control", "%s", val & 0x4000 ? "Delay" : "Default");
FIELD("Force Speed", "%u", !!(val & 0x2000));
FIELD("Alternate Speed Mode", "%s", val & 0x1000 ? "Alternate" : "Normal");
FIELD("MII PHY Mode", "%s", val & 0x0800 ? "PHY" : "MAC");
FIELD("EEE force value", "%u", !!(val & 0x0200));
FIELD("Force EEE", "%u", !!(val & 0x0100));
FIELD("Link's Forced value", "%s", val & 0x0020 ? "Up" : "Down");
FIELD("Force Link", "%u", !!(val & 0x0010));
FIELD("Duplex's Forced value", "%s", val & 0x0008 ? "Full" : "Half");
FIELD("Force Duplex", "%u", !!(val & 0x0004));
FIELD("Force Speed", "%s",
(val & 0x0003) == 0x0000 ? "10 Mbps" :
(val & 0x0003) == 0x0001 ? "100 or 200 Mbps" :
(val & 0x0003) == 0x0002 ? "1000 Mbps" :
(val & 0x0003) == 0x0003 ? "10 Gb or 2500 Mbps" : "?");
break;
case 2:
REG(reg, "Flow Control", val);
break;
case 3:
REG(reg, "Switch Identifier", val);
break;
case 4:
REG(reg, "Port Control", val);
FIELD("Source Address Filtering controls", "%s",
(val & 0xc000) == 0x0000 ? "Disabled" :
(val & 0xc000) == 0x4000 ? "Drop On Lock" :
(val & 0xc000) == 0x8000 ? "Drop On Unlock" :
(val & 0xc000) == 0xc000 ? "Drop to CPU" : "?");
FIELD("Egress Mode", "%s",
(val & 0x3000) == 0x0000 ? "Unmodified" :
(val & 0x3000) == 0x1000 ? "Untagged" :
(val & 0x3000) == 0x2000 ? "Tagged" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("Ingress & Egress Header Mode", "%u", !!(val & 0x0800));
FIELD("IGMP and MLD Snooping", "%u", !!(val & 0x0400));
FIELD("Frame Mode", "%s",
(val & 0x0300) == 0x0000 ? "Normal" :
(val & 0x0300) == 0x0100 ? "DSA" :
(val & 0x0300) == 0x0200 ? "Provider" :
(val & 0x0300) == 0x0300 ? "Ether Type DSA" : "?");
FIELD("VLAN Tunnel", "%u", !!(val & 0x0080));
FIELD("TagIfBoth", "%u", !!(val & 0x0040));
FIELD("Initial Priority assignment", "%s",
(val & 0x0030) == 0x0000 ? "Defaults" :
(val & 0x0030) == 0x0010 ? "Tag Priority" :
(val & 0x0030) == 0x0020 ? "IP Priority" :
(val & 0x0030) == 0x0030 ? "Tag & IP Priority" : "?");
FIELD("Egress Flooding mode", "%s",
(val & 0x000c) == 0x0000 ? "No unknown DA" :
(val & 0x000c) == 0x0004 ? "No unknown multicast DA" :
(val & 0x000c) == 0x0008 ? "No unknown unicast DA" :
(val & 0x000c) == 0x000c ? "Allow unknown DA" : "?");
FIELD("Port State", "%s",
(val & 0x0003) == 0x0000 ? "Disabled" :
(val & 0x0003) == 0x0001 ? "Blocking/Listening" :
(val & 0x0003) == 0x0002 ? "Learning" :
(val & 0x0003) == 0x0003 ? "Forwarding" : "?");
break;
case 5:
REG(reg, "Port Control 1", val);
FIELD("Message Port", "%u", !!(val & 0x8000));
FIELD("LAG Port", "%u", !!(val & 0x4000));
FIELD("VTU Page", "%u", !!(val & 0x2000));
FIELD("LAG ID", "%u", (val & 0x0f00) >> 8);
FIELD("FID[11:4]", "0x%.3x", (val & 0x00ff) << 4);
break;
case 6:
REG(reg, "Port Base VLAN Map (Header)", val);
FIELD("FID[3:0]", "0x%.3x", (val & 0xf000) >> 12);
FIELD("Force Mapping", "%u", !!(val & 0x0800));
FIELD_BITMAP("VLANTable", val & 0x007ff);
break;
case 7:
REG(reg, "Default VLAN ID & Priority", val);
FIELD("Default Priority", "0x%x", (val & 0xe000) >> 13);
FIELD("Force to use Default VID", "%u", !!(val & 0x1000));
FIELD("Default VLAN Identifier", "%u", val & 0x0fff);
break;
case 8:
REG(reg, "Port Control 2", val);
FIELD("Force good FCS in the frame", "%u", !!(val & 0x8000));
FIELD("Allow bad FCS", "%u", !!(val & 0x4000));
FIELD("Jumbo Mode", "%s",
(val & 0x3000) == 0x0000 ? "1522" :
(val & 0x3000) == 0x1000 ? "2048" :
(val & 0x3000) == 0x2000 ? "10240" :
(val & 0x3000) == 0x3000 ? "Reserved" : "?");
FIELD("802.1QMode", "%s",
(val & 0x0c00) == 0x0000 ? "Disabled" :
(val & 0x0c00) == 0x0400 ? "Fallback" :
(val & 0x0c00) == 0x0800 ? "Check" :
(val & 0x0c00) == 0x0c00 ? "Secure" : "?");
FIELD("Discard Tagged Frames", "%u", !!(val & 0x0200));
FIELD("Discard Untagged Frames", "%u", !!(val & 0x0100));
FIELD("Map using DA hits", "%u", !!(val & 0x0080));
FIELD("ARP Mirror enable", "%u", !!(val & 0x0040));
FIELD("Egress Monitor Source Port", "%u", !!(val & 0x0020));
FIELD("Ingress Monitor Source Port", "%u", !!(val & 0x0010));
FIELD("Allow VID of Zero", "%u", !!(val & 0x0008));
FIELD("Default Queue Priority", "0x%x", val & 0x0007);
break;
case 9:
REG(reg, "Egress Rate Control", val);
break;
case 10:
REG(reg, "Egress Rate Control 2", val);
break;
case 11:
REG(reg, "Port Association Vector", val);
break;
case 12:
REG(reg, "Port ATU Control", val);
break;
case 13:
REG(reg, "Override", val);
break;
case 14:
REG(reg, "Policy Control", val);
break;
case 15:
REG(reg, "Port Ether Type", val);
break;
case 22:
REG(reg, "LED Control", val);
break;
case 23:
REG(reg, "IP Priority Mapping Table", val);
break;
case 24:
REG(reg, "IEEE Priority Mapping Table", val);
break;
case 25:
REG(reg, "Port Control 3", val);
break;
case 27:
REG(reg, "Queue Counters", val);
break;
case 28:
REG(reg, "Queue Control", val);
break;
case 30:
REG(reg, "Cut Through Control", val);
break;
case 31:
REG(reg, "Debug Counters", val);
break;
default:
REG(reg, "Reserved", val);
break;
}
};
struct dsa_mv88e6xxx_switch {
void (*dump)(int reg, u16 val);
const char *name;
u16 id;
};
static const struct dsa_mv88e6xxx_switch dsa_mv88e6xxx_switches[] = {
{ .id = 0x04a0, .name = "88E6085 ", .dump = NULL },
{ .id = 0x0950, .name = "88E6095 ", .dump = NULL },
{ .id = 0x0990, .name = "88E6097 ", .dump = NULL },
{ .id = 0x0a00, .name = "88E6190X", .dump = dsa_mv88e6390 },
{ .id = 0x0a10, .name = "88E6390X", .dump = dsa_mv88e6390 },
{ .id = 0x1060, .name = "88E6131 ", .dump = NULL },
{ .id = 0x1150, .name = "88E6320 ", .dump = NULL },
{ .id = 0x1210, .name = "88E6123 ", .dump = dsa_mv88e6161 },
{ .id = 0x1610, .name = "88E6161 ", .dump = dsa_mv88e6161 },
{ .id = 0x1650, .name = "88E6165 ", .dump = NULL },
{ .id = 0x1710, .name = "88E6171 ", .dump = NULL },
{ .id = 0x1720, .name = "88E6172 ", .dump = dsa_mv88e6352 },
{ .id = 0x1750, .name = "88E6175 ", .dump = NULL },
{ .id = 0x1760, .name = "88E6176 ", .dump = dsa_mv88e6352 },
{ .id = 0x1900, .name = "88E6190 ", .dump = dsa_mv88e6390 },
{ .id = 0x1910, .name = "88E6191 ", .dump = NULL },
{ .id = 0x1a70, .name = "88E6185 ", .dump = dsa_mv88e6185 },
{ .id = 0x2400, .name = "88E6240 ", .dump = dsa_mv88e6352 },
{ .id = 0x2900, .name = "88E6290 ", .dump = dsa_mv88e6390 },
{ .id = 0x3100, .name = "88E6321 ", .dump = NULL },
{ .id = 0x3400, .name = "88E6141 ", .dump = NULL },
{ .id = 0x3410, .name = "88E6341 ", .dump = NULL },
{ .id = 0x3520, .name = "88E6352 ", .dump = dsa_mv88e6352 },
{ .id = 0x3710, .name = "88E6350 ", .dump = NULL },
{ .id = 0x3750, .name = "88E6351 ", .dump = NULL },
{ .id = 0x3900, .name = "88E6390 ", .dump = dsa_mv88e6390 },
};
static int dsa_mv88e6xxx_dump_regs(struct ethtool_regs *regs)
{
const struct dsa_mv88e6xxx_switch *sw = NULL;
const u16 *data = (u16 *)regs->data;
unsigned int i;
u16 id;
/* Marvell chips have 32 per-port 16-bit registers */
if (regs->len < 32 * sizeof(u16))
return 1;
id = regs->version & 0xfff0;
for (i = 0; i < ARRAY_SIZE(dsa_mv88e6xxx_switches); i++) {
if (id == dsa_mv88e6xxx_switches[i].id) {
sw = &dsa_mv88e6xxx_switches[i];
break;
}
}
if (!sw)
return 1;
printf("%s Switch Port Registers\n", sw->name);
printf("------------------------------\n");
for (i = 0; i < 32; i++)
if (sw->dump)
sw->dump(i, data[i]);
else
REG(i, "", data[i]);
/* Dump the SERDES registers, if provided */
if (regs->len > SERDES_OFFSET * sizeof(u16)) {
printf("\n%s Switch Port SERDES Registers\n", sw->name);
printf("-------------------------------------\n");
for (i = SERDES_OFFSET; i < regs->len / 2; i++)
if (sw->dump)
sw->dump(i, data[i]);
else
REG(i - SERDES_OFFSET, "", data[i]);
}
return 0;
}
#undef FIELD_BITMAP
#undef FIELD
#undef REG
int dsa_dump_regs(struct ethtool_drvinfo *info __maybe_unused,
struct ethtool_regs *regs)
{
/* DSA per-driver register dump */
if (!dsa_mv88e6xxx_dump_regs(regs))
return 0;
/* Fallback to hexdump */
return 1;
}
|
