1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
// |jit-test| skip-if: !wasmSimdEnabled() || !hasDisassembler() || wasmCompileMode() != "ion" || !getBuildConfiguration("x64") || getBuildConfiguration("simulator"); include:codegen-x64-test.js
// Test that there are no extraneous moves for variable SIMD negate, abs, and
// not instructions. See README-codegen.md for general information about this
// type of test case.
// Integer negates don't have to reuse the input for the output, and prefer for
// the registers to be different. So use parameter 1 and ignore parameter 0.
codegenTestX64_IGNOREDxv128_v128(
[['i8x16.neg', `
66 0f ef c0 pxor %xmm0, %xmm0
66 0f f8 c1 psubb %xmm1, %xmm0`],
['i16x8.neg', `
66 0f ef c0 pxor %xmm0, %xmm0
66 0f f9 c1 psubw %xmm1, %xmm0`],
['i32x4.neg', `
66 0f ef c0 pxor %xmm0, %xmm0
66 0f fa c1 psubd %xmm1, %xmm0`],
['i64x2.neg', `
66 0f ef c0 pxor %xmm0, %xmm0
66 0f fb c1 psubq %xmm1, %xmm0`]] );
// Floating point negate and absolute value, and bitwise not, prefer for the
// registers to be the same and guarantee that no move is inserted if so.
codegenTestX64_v128_v128(
[['f32x4.neg', `66 0f ef 05 ${RIPRADDR} pxorx ${RIPR}, %xmm0`],
['f64x2.neg', `66 0f ef 05 ${RIPRADDR} pxorx ${RIPR}, %xmm0`],
['f32x4.abs', `66 0f db 05 ${RIPRADDR} pandx ${RIPR}, %xmm0`],
['f64x2.abs', `66 0f db 05 ${RIPRADDR} pandx ${RIPR}, %xmm0`],
['v128.not', `
66 45 0f 75 ff pcmpeqw %xmm15, %xmm15
66 41 0f ef c7 pxor %xmm15, %xmm0`]] );
|
