1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
// Copyright 2022 the V8 project authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.
#include "jit/riscv64/extension/extension-riscv-zicsr.h"
#include "jit/riscv64/constant/Constant-riscv64.h"
#include "jit/riscv64/Register-riscv64.h"
#include "jit/riscv64/Assembler-riscv64.h"
#include "jit/riscv64/Architecture-riscv64.h"
namespace js {
namespace jit {
void AssemblerRISCVZicsr::csrrw(Register rd, ControlStatusReg csr,
Register rs1) {
GenInstrCSR_ir(0b001, rd, csr, rs1);
}
void AssemblerRISCVZicsr::csrrs(Register rd, ControlStatusReg csr,
Register rs1) {
GenInstrCSR_ir(0b010, rd, csr, rs1);
}
void AssemblerRISCVZicsr::csrrc(Register rd, ControlStatusReg csr,
Register rs1) {
GenInstrCSR_ir(0b011, rd, csr, rs1);
}
void AssemblerRISCVZicsr::csrrwi(Register rd, ControlStatusReg csr,
uint8_t imm5) {
GenInstrCSR_ii(0b101, rd, csr, imm5);
}
void AssemblerRISCVZicsr::csrrsi(Register rd, ControlStatusReg csr,
uint8_t imm5) {
GenInstrCSR_ii(0b110, rd, csr, imm5);
}
void AssemblerRISCVZicsr::csrrci(Register rd, ControlStatusReg csr,
uint8_t imm5) {
GenInstrCSR_ii(0b111, rd, csr, imm5);
}
void AssemblerRISCVZicsr::illegal_trap(uint8_t code) {
csrrwi(zero, csr_cycle, code);
}
} // namespace jit
} // namespace js
|
